# Lab 6 - FIFO

Nate Herbst A02307138 Nathan Walker A02364124

## Introduction

This lab builds on our previous work with the 24-bit accumulator by implementing a FIFO-based storage and read system. The project required designing and integrating two finite state machines (FSMs) on a DE10-Lite board to handle separate read and write operations across two clock domains using a clock-domain-crossing FIFO. Key tasks included resetting and accumulating values via push buttons, debouncing the "add" button, and reading the FIFO's input from the 10 toggle switches. Additionally, the 10 LEDs were used to reflect the state of the switches.

### **Procedure**

#### **Initial Setup:**

- We began by setting up the design based on our previous accumulator implementation.
   Our goal was to implement two FSMs: one for writing values to the FIFO and another for reading and accumulating these values.
- We connected the accumulator's 24-bit output to the six 7-segment displays for hexadecimal output and used 10 toggle switches for input.

#### **Challenges and Solutions:**

- **FIFO Configuration Issue:** When testing the design, we observed that the FIFO did not behave as expected. Specifically, it consistently added a value of 1 to the accumulator after five button presses, regardless of switch states.
  - Solution: We traced this to a configuration error with the FIFO in the MegaWizard Plug-In Manager. The FIFO was not set as asynchronous, which led to clock-domain crossing issues. By setting the FIFO to asynchronous mode, we synchronized the two FSMs running on different clocks, ensuring consistent behavior.
- **FSM Modification for Timing:** We initially implemented a basic read FSM, but testing revealed timing issues where values were not being stored accurately.
  - Solution: To fix this, we added additional states to the read FSM to allow it to wait up to two clock cycles, ensuring the FIFO correctly handled the clock transitions and values were accurately iterated.

- **Syntax Errors in VHDL Modules:** After creating additional modules for FIFO control, we encountered several syntax errors, which required debugging and fixing.
  - Solution: We corrected these syntax errors by systematically reviewing each module's structure and ensuring consistency in signal and variable declarations across modules.

#### **State Machine Transition Errors:**

- Another issue was that the output signal of the debouncer did not hold the correct value for a sufficient duration after the button was pressed. The RELEASED state did not assert the output signal long enough to be detected reliably.
- **Solution:** We adjusted the state machine so that in the RELEASED state, the output was asserted for one clock cycle before returning to the WAITING state. This ensured that the button press was properly registered by the accumulator.


### Results

# Conclusion

This lab taught us about managing clock-domain crossing issues and the importance of careful FIFO configuration. Although we encountered challenges with FIFO synchronization and state management, adjusting the FIFO's settings and modifying the read FSM allowed us to meet the project requirements. These troubleshooting steps provided valuable insights into hardware timing and synchronization in multi-clock systems.

# **Appendix**

### write\_fsm Simulation



# Lab6\_FIFO.vhd top level file

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Lab6_FIFO is
   port (
        ADC_CLK_10 : in std_logic;
        MAX10_CLK1_50 : in std_logic;
        MAX10_CLK2_50 : in std_logic;

        KEY : in std_logic_vector(1 downto 0);
        SW : in std_logic_vector(9 downto 0);

        HEX0 : out std_logic_vector(7 downto 0);
        HEX1 : out std_logic_vector(7 downto 0);
        HEX2 : out std_logic_vector(7 downto 0);
        HEX3 : out std_logic_vector(7 downto 0);
        HEX4 : out std_logic_vector(7 downto 0);
        HEX5 : out s
```

```
end Lab6 FIFO;
architecture component_list of Lab6_FIFO is
         aclr
                    : IN STD LOGIC VECTOR (9 DOWNTO 0);
          data
         rdclk
         wrclk
                   : OUT STD LOGIC VECTOR (2 DOWNTO 0);
         rdusedw
          wrusedw : OUT STD LOGIC VECTOR (2 DOWNTO 0)
          );
          inclk0 : IN STD LOGIC := '0';
      );
```

```
full : in std logic;
    );
    btn : in std logic;
    output : out std logic
);
    HEX0 : out std logic vector(7 downto 0);
    HEX2 : out std logic vector(7 downto 0);
    HEX3 : out std logic vector(7 downto 0);
    HEX4 : out std logic vector(7 downto 0);
```

```
input : in std_logic_vector(N-1 downto 0);
signal sum : std logic vector(23 downto 0);
signal key0 1 : std logic;
signal key1 l : std_logic;
signal pressed : std logic;
signal q sig : std logic vector(9 downto 0);
signal rdusedw sig : std logic vector(2 downto 0);
signal wrusedw sig : std logic vector(2 downto 0);
signal aclr sig : std logic;
```

```
aclr => aclr sig,
      rdreq => rd_en,
      wrreq => wr en,
      q => q_sig,
       rdusedw => rdusedw sig,
      );
PLL1 : PLL
      btn => pressed,
      full => full,
      full => full,
      clr => aclr sig
```

```
rst => rst,
        input => q_sig,
        sum => sum
display : HEX_seven_seg_disp_6
        IN0 => sum(3 downto 0),
        IN1 => sum(7 downto 4),
        IN2 => sum(11 downto 8),
        IN3 \Rightarrow sum(15 downto 12),
       IN5 => sum(23 downto 20),
       HEX1 => HEX1,
       HEX2 => HEX2,
       HEX3 => HEX3,
        HEX4 => HEX4,
        HEX5 => HEX5
       btn => key0 1,
       output => rst
        btn => key1_1,
        output => pressed
```

```
led component_list;
LEDR <= SW;

key0_1 <= not KEY(0);
key1_1 <= not KEY(1);

full <= '1' when (wrusedw_sig = "101") else '0';
end component_list;
```

# write\_fsm.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity write fsm is
      btn : in std logic;
  );
end write fsm;
architecture states of write fsm is
   type state type is (waiting, num1, num2, num3, num4, num5);
  signal current state, next state : state type;
begin
      if rising_edge(clk) then
```

```
process (current state, btn, full, MT)
        when waiting =>
                 next state <= waiting;</pre>
                  next state <= num2;</pre>
```

```
next state <= num3;</pre>
                       next state <= waiting;</pre>
end states;
```

# Read\_fsm.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity read_fsm is
   port (
        clk : in std_logic;
        full : in std_logic;
        MT : in std_logic;
        rd : out std_logic;
        en : out std_logic;
        clr : out std_logic
```

```
end read fsm;
architecture states of read fsm is
   signal current_state, next_state : state_type;
begin
  process(clk)
       if rising edge(clk) then
   process(current state, full, MT)
               rd <= '0';
               clr <= '0';
               if full = '1' then
                   next state <= reading fifo;</pre>
           when T1 =>
           when T2 =>
               rd <= '0';
```

```
clr <= '0';
    next_state <= reading_fifo;

when reading_fifo =>
    rd <= '1';
    en <= '1';
    clr <= '0';
    if MT = '1' then
        rd <= '0';
        en <= '0';
        en <= '1';
        next_state <= idle;
    else
        next_state <= reading_fifo;
    end if;

when others =>
    next_state <= idle; -- default to idle
    end case;
end process;
end states;</pre>
```