Jayant Bhardwaj

► hereisjayant@gmail.com | □ +1-604-404-2790 | ♥ 5959 Student Union Blvd. Vancouver, B.C. V6T 1K2

Education

University of British Columbia (UBC)

Vancouver

BACHELOR OF APPLIED SCIENCE IN COMPUTER ENGINEERING

Sep 2018 - May, 2022 (expected)

Work and Volunteer Experience _____

Blue Chip Cafe (UBC Alma Mater Society)

BARISTA AND CUSTOMER SERVICE REPRESENTATIVE

UBC, Vancouver

Jul 2019 - Present

UBC Advanced Research Computing (ARC) and Westgrid

VOLUNTEER FOR RESEARCH COMPUTING SUMMER SCHOOL

- Assisted professors throughout their presentation as a TA.
- Learnt about the possibilities that high performance computing and networking.

UBC, Vancouver

Jun 2019 - Jul 2019

Smarter.Codes INTERN ANDROID DEVELOPER Nov 2017 - Dec 2017

- Took inputs of voice packets from smartphones microphone, sent them over to AI API.
- Parsed the outputs and presented the result to the user in form of text and speech
- Consume APIs and invoke them from a mobile application

Bangalore, India

Technical Skills

Programming Languages: C, C++, Java, HTML, Verilog, Assembly: x86-64, ARM

Framework and Tools: SolidWorks, MATLAB, Raspberry Pi, Android Studio, Arduino MCU

Git, Linux/UNIX, Windows, IntelliJ, ModelSim, Quartus

Technical Projects _____

Interrupt Supported RISC Machine (Sep-Dec 2019) (UBC)

• DESIGNED AND IMPLEMENTED A 16-BIT INSTRUCTION SUPPORTED CPU ON THE FPGA BOARD DE1-SOC USING VERILOG, QUARTUS, AND MODELSIM. • I/O INTERRUPT SIGNALS VIA EXTERNAL KEYS AND SWITCHES WOULD CAUSE THE STATE MACHINE TO FINISH THE CURRENT INSTRUCTION, SAVE THE CONTENTS OF ITS REGISTERS, FLAGS AND PROGRAM COUNTER, RETRIEVE THE ADDRESS OF THE INTERRUPT SERVICE ROUTINE FROM A PREDEFINED LOCATION IN MEMORY AND LIPDATE THE PROGRAM COUNTER WITH THE ADDRESS.

Verilog, Assembly: x86-64, ARM, DE1-SoC, ModelSim & Quartus

A Virtual Memory and Multi-process supported OS (Sep-Dec 2019) (UBC)

DESIGNED AN OPERATING SYSTEM THAT SUPPORTS TWO CONCURRENT PROCESSES USING ARM ASSEMBLY, INTEL FPGA MONITOR PROGRAM, AND THE FPGA BOARD DE1-SOC. EACH PROCESS HAS ITS OWN VIRTUAL MEMORY SPACE (ISOLATED FROM EACH OTHER) AND TWO-LEVEL PAGE-TABLES ARE SUPPORTED.

ARM assembly, Intel FPGA Monitor Program, FPGA board DE1-SOC

Network Ad Blocker (Jun-Jul 2019) (Personal Project)

A DEVICE THAT WOULD BLOCK ADS ON MY WI-FI NETWORK, BY INSTALLING PI-HOLE ON A RASPBERRY-PI, THEN CHANGING MY ROUTER'S DNS/DHCP SETTINGS AND USING THE PI-HOLE AS THE ONLY DNS SERVER, THEREBY ROUTING THE NETWORK TRAFFIC THROUGH THE RASPBERRY-PI WHICH WILL INTERCEPT AND DENY THE ACCESS TO AD-SERVING DOMAINS, THEREBY PREVENTING ADS FROM BEING DOWNLOADED.

Raspberry Pi

Catapult Project (2017)

DESIGNED A CATAPULT WHICH MEASURES THE ANGULAR VELOCITY OF THE THROWING ARM TO PREDICT THE

Arduino, Spreadsheets

Achievements

2013	2nd position in Japanese Soroban Maths Nationally , Secured 2nd position nationally in the 9th national soroban and mental maths competition.	Miyajima Institute of Soroban education, Osaka, Japan
2011-2013	Part of "Hamari Kaksha" an NGO run for the education of underprivileged children,	
2015	1st rank in International Math Olympiad in School , Secured first rank in School and was awarded a Gold medal for it.	International Maths Olympiad (Science Olympiad Foundation)