R8C/13 Group

Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER
M16C FAMILY/R8C/Tiny SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Technology Corp. without notice. Please review the latest information published by Renesas Technology Corp. through various means, including the Renesas Technology Corp. website (http://www.renesas.com).

Rev. 1.20 Revision date: Jan 27, 2006 Renesas Technology www.renesas.com

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.


How to Use This Manual

1. Introduction

This hardware manual provides detailed information on the R8C/13 Group of microcomputers. Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputers.

2. Register Diagram

The symbols, and descriptions, used for bit function in each register are shown below.



1 Blank:Set to "0" or "1" according to the application

0: Set to "0"

1: Set to "1"

X: Nothing is assigned

2

RW: Read and write

RO: Read only

WO: Write only

-: Nothing is assigned

*3

•Reserved bit

Reserved bit. Set to specified value.

*4

Nothing is assigned

Nothing is assigned to the bit concerned. As the bit may be use for future functions, set to "0" when writing to this bit.

•Do not set to this value

The operation is not guaranteed when a value is set.

•Function varies depending on mode of operation

Bit function varies depending on peripheral function mode.

Refer to respective register for each mode.

*5

Follow the text in each manual for binary and hexadecimal notations.

3. M16C Family Documents

The following documents were prepared for the M16C family. (1)

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, timing charts). *Refer to the application note for how to use peripheral functions.
Software Manual	Detailed description of assembly instructions and microcomputer performance of each instruction
Application Note	 Usage and application examples of peripheral functions Sample programs Introduction to the basic functions in the M16C family Programming method with Assembly and C languages
RENESAS TECHNICAL UPDATE	Preliminary report about the specification of a product, a document, etc.

NOTES:

1. Before using this material, please visit the our website to verify that this is the most updated document available.

Table of Contents

SFR Page Reference

Chapter 1. Overview	1
1.1 Applications	1
1.2 Performance Overview	
1.3 Block Diagram	
1.4 Product Information	
1.5 Pin Assignments	
1.6 Pin Description	
Chapter 2. Central Processing Unit (CPU)	
2.1 Data Registers (R0, R1, R2 and R3)	7
2.2 Address Registers (A0 and A1)	
2.3 Frame Base Register (FB)	8
2.4 Interrupt Table Register (INTB)	8
2.5 Program Counter (PC)	8
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	8
2.7 Static Base Register (SB)	8
2.8 Flag Register (FLG)	8
2.8.1 Carry Flag (C Flag)	8
2.8.2 Debug Flag (D Flag)	8
2.8.3 Zero Flag (Z Flag)	8
2.8.4 Sign Flag (S Flag)	8
2.8.5 Register Bank Select Flag (B Flag)	8
2.8.6 Overflow Flag (O Flag)	8
2.8.7 Interrupt Enable Flag (I Flag)	8
2.8.8 Stack Pointer Select Flag (U Flag)	8
2.8.9 Processor Interrupt Priority Level (IPL)	8
2.8.10 Reserved Area	8
Chapter 3. Memory	9
Chapter 4. Special Function Registers (SFR)	10
Chapter 5. Reset	14
5.1 Hardware Reset	14
5.1.1 Hardware Reset 1	
5.1.2 Hardware Reset 2	
5.1.3 Power-on Reset Function	
5.2 Software Reset	
J.J VVAIGIUUUU IIIIEI NESEL	

5.4 Voltage Detection Circuit	21
5.4.1 Voltage Detection Interrupt	26
5.4.2 Exiting Stop Mode on a Voltage Detection Interrupt	28
Chapter 6. Clock Generating Circuit	29
6.1 Main Clock	34
6.2 On-Chip Oscillator Clock	35
6.2.1 Low-speed On-Chip Oscillator	35
6.2.2 High-speed On-Chip Oscillator	35
6.3 CPU Clock and Peripheral Function Clock	36
6.3.1 CPU Clock	
6.3.2 Peripheral Function Clock (f1, f2, f8, f32, fAD, f1SIO, f8SIO, f32SIO)	
6.3.3 fRING and fRING128	
6.3.4 fRING-fast	
6.4 Power Control	
6.4.1 Normal Operation Mode	
6.4.3 Stop Mode	
6.5 Oscillation Stop Detection Function	
6.5.1 How to Use Oscillation Stop Detection Function	
·	
Chapter 7. Protection	
Chapter 8. Processor Mode	45
8.1 Types of Processor Mode	45
Chapter 9. Bus	46
Chapter 10. Interrupt	47
10.1 Interrupt Overview	47
10.1.1 Type of Interrupts	47
10.1.2 Software Interrupts	
10.1.3 Hardware Interrupts	49
10.1.4 Interrupts and Interrupt Vector	50
10.1.5 Interrupt Control	
10.2 INT Interrupt	60
10.2.1 INTO Interrupt	
10.2.2 INTO Input Filter	
10.2.3 INT1 Interrupt and INT2 Interrupt	
10.2.4 INT3 Interrupt	
10.3 Key Input Interrupt	
10.4 Address Match Interrupt	
Chapter 11. Watchdog Timer	68
Chapter 12. Timers	70
12 1 Timer X	71

12.1.1 Timer Mode	73
12.1.2 Pulse Output Mode	
12.1.3 Event Counter Mode	
12.1.4 Pulse Width Measurement Mode	
12.1.5 Pulse Period Measurement Mode	
12.2 Timer Y	
12.2.1 Timer Mode	
12.2.2 Programmable Waveform Generation Mode	
12.3 Timer Z	
12.3.1 Timer Mode	
12.3.2 Programmable Waveform Generation Mode	
12.3.3 Programmable One-shot Generation Mode	
12.4 Timer C	
12.4.1 Input Capture Mode	
12.4.2 Output Compare Mode	
·	
Chapter 13. Serial Interface	109
13.1 Clock Synchronous Serial I/O Mode	114
13.1.1 Polarity Select Function	117
13.1.2 LSB First/MSB First Select Function	
13.1.3 Continuous Receive Mode	
13.2 Clock Asynchronous Serial I/O (UART) Mode	
13.2.1 TxD10/RxD1 Select Function (UART1)	
13.2.2 TxD11 Select Function (UART1)	
13.2.3 Bit Rate	
Chapter 14. A/D Converter	124
14.1 One-shot Mode	128
14.2 Repeat Mode	130
14.3 Sample and Hold	132
14.4 A/D conversion cycles	
14.5 Internal Equivalent Circuit of Analog Input	
14.6 Inflow Current Bypass Circuit	
14.7 Output Impedance of Sensor under A/D Conversion	
Chapter 15. Programmable I/O Ports	
15.1 Description	
15.1.1 Port PiDirection Register (PDi Register, i=0,1,3,4)	
15.1.2 Port Pi Register (Pi Register, i=0 to 4)	
15.1.3 Pull-up Control Register 0, Pull-up Control Register 1 (PUR0 and PUR1 registers)	
15.1.4 Port P1 Drive Capacity Control Register (DRR Register)	
15.2 Port setting	
15 KUNSCRIANDA PIN HSNAUNA	151

Chapter 16. Electrical Characteristics	152
Chapter 17. Flash Memory Version	165
17.1 Overview	165
17.2 Memory Map	166
17.3 Functions To Prevent Flash Memory from Rewriting	
17.3.1 ID Code Check Function	
17.4 CPU Rewrite Mode	
17.4.1 EW0 Mode	
17.4.2 EW1 Mode	
17.4.3 Software Commands	175
17.4.4 Status Register	
17.4.5 Full Status Check	
17.5 Standard Serial I/O Mode	
17.5.1 ID Code Check Function	
Chapter 18. On-chip Debugger	186
18.1 Address Match Interrupt	
18.2 Single Step Interrupt	186
18.3 UART1	186
18.4 BRK Instruction	186
Chapter 19. Usage Notes	187
19.1 Stop Mode and Wait Mode	
19.1.1 Stop Mode	187
19.1.2 Wait Mode	
19.2 Interrupts	
19.2.1 Reading Address 0000016	
19.2.2 SP Setting	
19.2.3 External Interrupt and Key Input Interrupt	
19.2.4 Watchdog Timer Interrupt	
19.2.6 Changing Interrupt Control Register	
19.3 Clock Generation Circuit	
19.3.1 Oscillation Stop Detection Function	
19.3.2 Oscillation Circuit constants	
19.4 Timers	192
19.4.1 Timers X, Y and Z	192
19.4.2 Timer X	192
19.4.3 Timer Y	192
19.4.4 Timer Z	
19.4.5 Timer C	
19.5 Serial Interface	193
19.6 A/D Converter	194
19.7 Flash Memory Version	
10.7.1 CBU Powrite Mode	105

19.8 Noise	198
Chapter 20. Usage Notes for On-chip Debugger	199
Appendix 1 Package Dimensions	200
Appendix 2 Connecting Examples for Serial Writer a	and
On-chip Debugging Emulator	201
Appendix 3 Example of Oscillation Evaluation Circu	ıit 203
Register Index	204

SFR Page Reference

Address	Register	Symbol	Page
000016	Register	Cymbol	. ago
000016			
000216			
000316			
000416	Processor mode register 0	PM0	45
000516	Processor mode register 1	PM1	45
000616	System clock control register 0	CM0	31
000716	System clock control register 1	CM1	31
000816	High-speed on-chip oscillator control register 0	HR0	33
000916	Address match interrupt enable register	AIER	67
000A16	Protect register	PRCR	44
000B16	High-speed on-chip oscillator control register 1	HR1	33
000C16	Oscillation stop detection register	OCD	32
000D16	Watchdog timer reset register	WDTR	69
000E16	Watchdog timer start register	WDTS	69
000F16	Watchdog timer control register	WDC	69
001016	Address match interrupt register 0	RMAD0	67
0011 ₁₆ 0012 ₁₆			
001216			
001316	Address match interrupt register 1	RMAD1	67
001416	Address mater interrupt register 1	KIVIADI	01
001616			
001716			
001816			
001916	Voltage detection register 1	VCR1	22
001A ₁₆	Voltage detection register 2	VCR2	22
001B ₁₆			
001C ₁₆			
001D ₁₆			
001E ₁₆	INTO input filter select register	INT0F	60
001F ₁₆	Voltage detection interrupt register	D4INT	23
002016			
002116			
002216			
002316			
002416 002516			
002516			
002716			
002816			
002916			
002A16			
002B ₁₆			
002C16			
002D16			
002E16			
002F16			
003016			
			Ī
003116			
003116 003216			
003116 003216 003316			
003116 003216 003316 003416			
003116 003216 003316 003416 003516			
003116 003216 003316 003416 003516 003616			
003116 003216 003316 003416 003516 003616 003716			
003116 003216 003316 003416 003516 003616 003716			
003116 003216 003316 003416 003516 003616 003716 003816 003916			
003116 003216 003316 003416 003516 003616 003716 003816 003916			
003116 003216 003316 003416 003516 003616 003716 003816 003A16 003B16			
003116 003216 003316 003416 003516 003616 003716 003816 003916 003A16 003B16			
003116 003216 003316 003416 003516 003616 003716 003816 003A16 003B16			

Address	Register	Symbol	Page
004016	- 10 9 .010	- /	
004116			
004216			
004316			
004416			
004516			
004616			
004716			
004716			
004916			
004316 004A16			
004A16			
004B16			
004C16	Key input interrupt control register	KUPIC	53
004D16		ADIC	53
	AD conversion interrupt control register	ADIC	53
004F16		OMBAIO	
005016	Compare 1 interrupt control register	CMP1IC	53
005116	UART0 transmit interrupt control register	S0TIC	53
005216	UART0 receive interrupt control register	SORIC	53
005316	UART1 transmit interrupt control register	S1TIC	53
005416	UART1 receive interrupt control register	S1RIC	53
005516	INT2 interrupt control register	INT2IC	53
005616	Timer X interrupt control register	TXIC	53
005716	Timer Y interrupt control register	TYIC	53
005816	Timer Z interrupt control register	TZIC	53
005916	INT1 interrupt control register	INT1IC	53
005A ₁₆	INT3 interrupt control register	INT3IC	53
005B ₁₆	Timer C interrupt control register	TCIC	53
005C ₁₆	Compare 0 interrupt control register	CMP0IC	53
005D16	INTO interrupt control register	INT0IC	53
005E16			
005F16			
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916		ļ	
006A16		<u> </u>	
006B ₁₆		ļ	
006C16			
006D16			
006E16			
006F ₁₆			
007016			
007116			
007216			
007316			
007416			
007516			
007616			
007716			
007816			
007916			
007A16			
007A16			
007C16		-	
007C16			
007E16		-	
		—	
007F ₁₆			

Blank columns are all reserved space. No use is allowed.

SFR Page Reference

000016 Timer Y, Z mode register TYZMR 80/88 000216 Prescaler Y register TYSC 81 000316 Timer Y secondary register TYPR 81 008316 Timer Y primary register TYPR 81 008316 Timer Y, Z waveform output control register PVIM 82/90 008516 Timer Z secondary register PREZ 89 008616 Timer Z primary register TZSC 89 008616 Timer Z primary register TZPR 89 008616 Timer Z primary register TZPR 89 008616 Timer Z primary register TZPR 89 008616 Timer X mode register TXMR 71 008616 Timer X register TXMR 71 008616 Timer X register TX 72 008616 Timer C register TCS 72/82/90 008616 Timer C register TC 103 008716 Timer C register TC 103 009616<				_
D08116	Address	Register	Symbol	Page
00821c Timer Y secondary register TYSC 81 00831d Timer Y primary register PYPR 81 00851c Prescaler Z register PREZ 89 00851c Prescaler Z register PREZ 89 00851c Timer Z secondary register TZSC 89 00851c Timer Z primary register TZPR 89 00851c Timer Z primary register TZPR 89 00861c Timer X mode register TXMR 71 00861c Timer X mode register TXMR 71 00861c Timer X register TX 72 00861c Prescaler X register TC 103 00861c Timer C count source setting register TC 10 00861c Timer C register TC 103 00941e Timer C register TC 103 00951e Timer C register INTEN 60 00951e External input enable register INTEN 65 00951e <td< td=""><td></td><td></td><td></td><td></td></td<>				
008316 Timer Y primary register TYPR 81 28/90 008416 Timer Y, Z waveform output control register PUM 82/90 008516 Prescaler Z register PREZ 89 008616 OBS16 Timer Z secondary register TZSC 89 008816 OBS16 Timer Z primary register TZPR 89 008816 OBS16 Timer X primary register TZPR 89 008818 OBS16 Timer X mode register TXM 77 008C10 Prescaler X register TXM 71 008C10 Prescaler X register TX 72 008C10 Timer X register TX 72 008C10 Timer C register TCS 72/82/90 008C10 Timer C register TC S 72/82/90 008C10 Timer C register TC S 72/82/90 009G16 Timer C register TC S 72/82/90 009G16 Timer C register TC T 103 009G17 Timer C register TC T 103 009G18 External input enable register INTEN 60 009G18 Dimer Timer C control register INTEN 60 009G18 Dimer Timer C control register TCC 103 009G19 Dimer Timer C control register TCC 104 009G10 Dimer Timer C control register TM0 103 009G10 Dimer Timer C control register	008116			
008416 Timer Y, Z waveform output control register PREZ 89 Prescaler Z register PREZ 89 17 17 17 18 18 18 18 18	008216			
008516 Prescaler Z register PREZ 89 008616 Timer Z secondary register TZSC 89 008816 Timer Z primary register TZPR 89 008816 D08816 TZPR 89 008816 Timer X primary register TZPR 89 008816 Timer X mode register TXMR 71 008816 Timer X mode register TXMR 71 008816 Timer X mode register TXMR 72 008816 Timer X register TX 72 008816 Timer count source setting register TX 72 008816 Timer count source setting register TCSS 72/82/90 008916 Timer C register TC 103 009318 Timer C register TC 103 009319 External input enable register INTEN 60 009310 Tocal TX 72 009310 Timer C control register INTEN 60 009316 Timer C con	008316			-
006616 Timer Z secondary register TZSC 89 008716 Timer Z primary register TZPR 89 008816 1008816 TZPR 89 008816 1008816 TZPR 89 008816 1008817 TYZOC 81/89 008816 1008816 TYZOC 81/89 008816 1008817 TXM 72 008817 11mer X mode register TXM 72 008816 11mer X register TX 72 008816 11mer C count source setting register TXM 72 008816 11mer C count source setting register TCS 72/82/90 009916 11mer C register TC 103 009216 11mer C register TC 103 009316 11mer C control register INTEN 60 009316 12mer C control register INTEN 60 009316 12mer C control register INTEN 60 009316 11mer C control register	008416			82/90
008716	008516			
008816 008916 008816 10	008616			89
008916 008846 008676 008676 008676 008676 008676 008676 009876 009976 009976 009976 009976 009976 0099776 0099776 0099776 0099776 0099776 0099776 0099776 0099776 0099777 0099777 0099777 009977 009	008716	Timer Z primary register	TZPR	89
008A16 008B16 008C16 008C16 008C16 008C17 008C16	008816			
DOBB16	008916			
Description Prescaler X register TX T2	008A16		TYZOC	
OBBC Prescaler X register TX 72	008B16	Timer X mode register	TXMR	71
DOBE16 Timer count source setting register		Prescaler X register	PREX	72
1008F16	008D16	Timer X register	TX	72
008F16 Timer C register TC 103 00916 Timer C register TC 103 009216 009316 009316 009316 009316 009516		Timer count source setting register	TCSS	72/82/90
1009016 1009116 1009216 1009		0 0		
009116 009216 009216 009316 009316 009416 009518 External input enable register 009619 External input enable register 009716 Key input enable register 009816 Key input enable register 009816 Timer C control register 0 009016 Timer C control register 1 009016 Capture and compare 0 register 009016 Capture and compare 0 register 009016 Compare 1 register 00916 UART0 transmit/receive mode register 00916 UART0 bit rate register 00411 UART0 transmit/receive control register 1 00A116 UART0 transmit/receive control register 0 UOC0 00A316 UART0 transmit/receive control register 1 UOC1 00A416 UART0 transmit/receive mode register U1MR 00A416 UART1 transmit/receive mode register U1MR 00A316 UART1 transmit/receive control register 0 U1TB 00A416 UART1 transmit/receive control register 1 U1C0 00A416		Timer C register	TC	103
009216 009316 009416 009416 009516 External input enable register INTEN 60 009716 009816 Key input enable register KIEN 65 009916 Timer C control register 0 TCC0 103 009916 Timer C control register 1 TCC1 104 009016 Capture and compare 0 register TM0 103 009016 Compare 1 register TM1 103 009016 Compare 1 register UOMR 112 00916 UART0 transmit/receive mode register UOMR 112 00916 UART0 transmit/receive control register 1 UOC0 112 00416 UART0 transmit/receive control register 1 UOC1 113 00A216 UART0 transmit/receive mode register 1 UOC1 113 00A316 UART1 transmit/receive mode register 1 UORB 111 00A316 UART1 transmit/receive mode register 1 U1RR 112 00A316 UART1 transmit/receive control register 1 U1C0 112				
009316 Composite TCC0 103 TCC0 103 TCC0 103 TCC0 103 TCC1 104				
009416 Comment External input enable register INTEN 60 009516 External input enable register INTEN 60 009816 Key input enable register KIEN 65 009916 Timer C control register 0 TCC0 103 009916 Timer C control register 1 TCC1 104 009016 Capture and compare 0 register TM0 103 009216 Compare 1 register TM1 103 009416 UARTO transmit/receive mode register UOMR 112 00A016 UARTO transmit/receive mode register UORBG 111 00A116 UARTO transmit/receive control register 0 UOC0 112 00A216 UARTO transmit/receive control register 1 UOC1 113 00A416 UARTO transmit/receive mode register UORB 111 00A516 UARTO transmit/receive mode register U1MR 112 00A616 UART1 transmit/receive control register U1MR 112 00A516 UART1 transmit/receive control register U1C0				
009516 009916 009976 009916 009986 009986 009986 009986 009986 009986 009986 009986 009986 009986 0099876 009986 009986 009986 009986 009986 009986 009986 009988				
009616 External input enable register INTEN 60 009716 009816 Key input enable register KIEN 65 009916 Timer C control register 0 TCC0 103 009816 Timer C control register 1 TCC1 104 009016 Capture and compare 0 register TM0 103 009516 Compare 1 register TM1 103 009516 Compare 1 register UOMR 112 004016 UART0 transmit/receive mode register UOMR 112 00A016 UART0 bit rate register UORBG 111 00A316 UART0 transmit/receive control register UOC0 112 00A316 UART0 transmit/receive control register 1 UOC1 113 00A316 UART0 transmit/receive mode register UORB 111 00A316 UART1 transmit/receive mode register U1MR 112 00A316 UART1 transmit/receive control register U1TB 111 00A316 UART1 transmit/receive control register U1C0 112				
009716 Key input enable register KIEN 65 009816 Timer C control register 0 TCC0 103 009816 Timer C control register 1 TCC1 104 009916 Timer C control register 1 TCC1 104 009916 Capture and compare 0 register TM0 103 009016 Compare 1 register TM1 103 00916 OoA016 UART0 transmit/receive mode register UOMR 112 00A16 UART0 transmit/receive mode register UOTB 111 00A16 UART0 transmit/receive control register 0 UOC0 112 00A16 UART0 transmit/receive control register 1 UOC1 113 00A216 UART0 transmit/receive control register 1 UORB 111 00A316 UART1 transmit/receive mode register U1MR 112 00A316 UART1 transmit/receive control register 0 U1C0 112 00A316 UART1 transmit/receive control register 0 U1C0 112 00A316 UART1 transmit/receive control register 1 U1C		External input enable register	INTEN	60
009816 Key input enable register KIEN 65 009916 009916 Timer C control register 0 TCC0 103 009816 Timer C control register 1 TCC1 104 009916 Capture and compare 0 register TM0 103 009916 Compare 1 register TM1 103 009516 Compare 1 register UOMR 112 00A016 UART0 transmit/receive mode register UOMR 112 00A16 UART0 bit rate register UORB 111 00A216 UART0 transmit/receive control register UOC0 112 00A316 UART0 transmit/receive control register 1 UOC1 113 00A416 UART0 transmit/receive mode register U1MR 111 00A516 UART1 transmit/receive mode register U1MR 111 00A416 UART1 transmit/receive mode register U1BRG 111 00A916 UART1 transmit/receive control register U1C0 112 00A916 UART1 transmit/receive control register U1C0 112 <				- 55
009916		Kev input enable register	KIEN	65
009A16 Timer C control register 0 TCC0 103 009B16 Timer C control register 1 TCC1 104 009C16 Capture and compare 0 register TM0 103 009B16 O09B16 O09B16 O09B16 Compare 1 register TM1 103 009F16 O09B16 O0A016 UART0 transmit/receive mode register UOMR 112 00A016 UART0 transmit/receive mode register UOBRG 111 00A216 O0A216 UART0 transmit buffer register UOCD 112 00A316 UART0 transmit/receive control register 0 UOCO 112 00A416 UART0 transmit/receive control register 1 UOC1 113 00A416 UART1 transmit/receive buffer register UORB 111 00A416 UART1 transmit/receive mode register U1MR 112 00A916 UART1 transmit/receive mode register U1BRG 111 00A916 UART1 transmit/receive control register 0 U1C0 112 00A916 UART1 transmit/receive control register 1 U1C0 112 00A916 UART1 transmit/receive control register 1 U1C1 113 00A16 UART1 transmit/receive control register 2 U1CN 113 00B16 UART1 transmit/receive con		resy input chaste register	TVILIT	- 00
009B16 Timer C control register 1 TCC1 104 009C16 Capture and compare 0 register TM0 103 009F16 Compare 1 register TM1 103 009F16 UART0 transmit/receive mode register UOMR 112 00A016 UART0 bit rate register UOBRG 111 00A216 UART0 transmit buffer register UOTB 111 00A316 UART0 transmit/receive control register 0 UOC0 112 00A316 UART0 transmit/receive control register 1 UOC1 113 00A516 UART0 transmit/receive control register 1 UORB 111 00A516 UART1 transmit/receive mode register U1MR 112 00A516 UART1 transmit/receive mode register U1BRG 111 00A516 UART1 transmit/receive control register U1BRG 111 00A516 UART1 transmit/receive control register 0 U1C0 112 00A516 UART1 transmit/receive control register 1 U1C1 113 00A516 UART1 transmit/receive control register 2 UCON		Timer C control register 0	TCC0	103
009C16 009D16 Capture and compare 0 register TM0 103 009E16 009E16 009A016 Compare 1 register TM1 103 00A016 00A016 00A016 UART0 transmit/receive mode register U0MR 112 00A116 00A216 00A216 00A316 UART0 bit rate register U0BRG 111 111 00A216 00A316 00A416 00A616 00A716 UART0 transmit/receive control register 0 U0C0 112 00A616 00A716 00A716 UART0 transmit/receive control register 1 U0RB 111 00A616 00A716 UART1 transmit/receive mode register 00A916 00A916 00A916 00A916 00A916 00A916 00A916 00A916 00A916 00B		Timer C control register 1		
009D16 Compare 1 register TM1 103 009E16 UART0 transmit/receive mode register U0MR 112 00A016 UART0 bit rate register U0BRG 111 00A216 UART0 transmit buffer register U0TB 111 00A216 UART0 transmit buffer register U0C0 112 00A316 UART0 transmit/receive control register 1 U0C1 113 00A616 UART0 transmit/receive control register 1 U0RB 111 00A516 UART0 transmit/receive mode register U1MR 112 00A616 UART1 transmit/receive mode register U1MR 112 00A916 UART1 bit rate register U1BRG 111 00A916 UART1 transmit/receive control register U1C0 112 00A916 UART1 transmit/receive control register 0 U1C0 112 00A16 UART1 transmit/receive control register 1 U1C1 113 00A16 UART1 transmit/receive control register 2 UCON 113 00B16 UART transmit/receive control register 2 UCON		-		_
009E16 009F16 00A016 00A016 00A016 00A116 00A216 00A316 00B316		Capture and compare o register	TIVIO	103
009F16 00A016 UART0 transmit/receive mode register UOMR 112 00A116 UART0 bit rate register U0BRG 111 00A216 UART0 transmit buffer register U0TB 111 00A316 UART0 transmit/receive control register 0 U0C0 112 00A316 UART0 transmit/receive control register 1 U0C1 113 00A516 UART0 transmit/receive control register 1 U0RB 111 00A516 UART0 receive buffer register U1MR 112 00A816 UART1 transmit/receive mode register U1MR 112 00A916 UART1 bit rate register U1BRG 111 00A916 UART1 transmit/receive control register 0 U1C0 112 00A16 UART1 transmit/receive control register 1 U1C1 113 00A16 UART1 transmit/receive control register 1 U1C1 113 00A16 UART1 transmit/receive control register 2 UCON 113 00B16 UART1 transmit/receive control register 2 UCON 113 00B16 UBS16		Compare 1 register	TN//	102
00A016 00A116 00A116 00A216 00A216 00A316 00A316 00A416 00A416 00A616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 00B616 0		Compare i register	I IVI I	103
00A116 00A216 00A316 UART0 bit rate register U0BRG 111 00A216 00A316 UART0 transmit buffer register U0C0 112 00A416 00A316 UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register U0C1 113 00A616 00A716 00A716 UART1 transmit/receive mode register U1MR 111 00A416 00A816 00A816 UART1 transmit/receive mode register U1MR 111 00AA16 00A816 00AA16 00AB16 00AB16 00B16 00B16 00B216 U1C0 112 01C0 01C0 01C0 01C0 01C0 01C0 01		LIADTO transcrit/receive recede register	LIOME	440
00A216 00A316 UART0 transmit buffer register U0TB 111 00A316 00A418 UART0 transmit/receive control register 0 00A516 UOCO 112 00A516 113 00A616 00A716 00A416 00A716 UART0 transmit/receive control register 1 00A716 UORB 111 00A416 00A716 UART1 transmit/receive mode register 0 00A916 U1MR 112 00A916 00A416 00A416 00A416 UART1 transmit buffer register 0 00A116 U1BRG 111 01BRG 111 00AC16 00AC16 UART1 transmit/receive control register 0 00AC16 U1CO 112 01CO 112 00AE16 00AF16 UART1 transmit/receive control register 1 00BC16 U1CO 113 01CO 113 00BC16 00BC16 UART transmit/receive control register 2 00BC16 UCON 113 00BC16 00BC16 00BC16 00BC16 00BC16 00BC16 00BC16 00BC16 00BC16 00BC16				
00A316 UART0 transmit/receive control register 0 UOC0 112 00A516 UART0 transmit/receive control register 1 UOC1 113 00A616 UART0 transmit/receive control register 1 UOC1 113 00A616 UART1 receive buffer register 1 UORB 111 00A816 UART1 transmit/receive mode register 1 U1MR 112 00A916 UART1 bit rate register 1 U1BRG 111 00AB16 UART1 transmit buffer register 1 U1C0 112 00AB16 UART1 transmit/receive control register 0 U1C0 112 00AB16 UART1 transmit/receive control register 1 U1C1 113 00AE16 UART1 receive buffer register 1 U1C1 113 00B16 UART transmit/receive control register 2 UCON 113 00B16 00B16 00B16 00B16 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 <		•		
00A416 00A516 00A516 00A618 00A718 00A6816 00A718 00A816 00AR16 00BR16		UAR I 0 transmit buffer register	UOTB	111
00A516 00A616 00A716 UART0 transmit/receive control register 1 00A716 UOC1 113 111 113 111 00A616 00A716 00A816 00A816 00A816 00AA16 00BA16 00BB16 00BS				
00A616 00A716 UART0 receive buffer register U0RB 111 00A816 00A716 UART1 transmit/receive mode register U1MR 112 00A816 00A816 00AA16 00AB16 UART1 bit rate register U1BRG 111 111 00AA16 00AB16 00AC16 00AB16 00AE16 00B016 00B316 0				
00A716 00A816 UART1 transmit/receive mode register U1MR 112 00A916 UART1 bit rate register U1BRG 111 00AA16 UART1 transmit buffer register U1TB 111 00AB16 UART1 transmit/receive control register 0 U1C0 112 00AC16 UART1 transmit/receive control register 1 U1C1 113 00AD16 UART1 transmit/receive control register 1 U1RB 111 00AE16 UART transmit/receive control register 2 UCON 113 00B16 00B216 00B316 00B316 00B416 00B416 00B416 00B416 00B816 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B				
00A816 UART1 transmit/receive mode register U1MR 112 00A916 UART1 bit rate register U1BRG 111 00AA16 UART1 transmit buffer register U1TB 111 00AC16 UART1 transmit/receive control register 0 U1C0 112 00AD16 UART1 transmit/receive control register 1 U1C1 113 00AE16 UART1 receive buffer register U1RB 111 00B016 UART transmit/receive control register 2 UCON 113 00B116 00B216 00B316 00B316 00B416 00B416 00B416 00B416 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B416 00B416 00B416 00B416 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416 00B416		UAR 10 receive buffer register	OORB	111
00A916 UART1 bit rate register U1BRG 111 00AA16 UART1 transmit buffer register U1TB 111 00AC16 UART1 transmit/receive control register 0 U1C0 112 00AD16 UART1 transmit/receive control register 1 U1C1 113 00AE16 UART1 receive buffer register U1RB 111 00B019 UART transmit/receive control register 2 UCON 113 00B16 U0B16 U0B316 U0B316 00B316 00B416 00B416 00B416 00B716 00B916 00B916 00B916 00B316 00B316 00B316 00B316 00B316 00B316 <t< td=""><td></td><td>LIADTI : .</td><td>LIAND</td><td>440</td></t<>		LIADTI : .	LIAND	440
00AA16 00AB16 UART1 transmit buffer register U1TB 111 00AC16 00AC16 UART1 transmit/receive control register 0 00AD16 U1C0 112 113 00AE16 00AF16 UART1 transmit/receive control register 1 00AF16 U1C1 113 111 00B016 00B016 UART1 receive buffer register 2 00B176 00B276 UCON 113 113 00B416 00B416 00B516 00B616 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816 00B816				
00AB16 UART1 transmit/receive control register 0 U1C0 112 00AD16 UART1 transmit/receive control register 1 U1C1 113 00AE16 UART1 receive buffer register U1RB 111 00B016 UART transmit/receive control register 2 UCON 113 00B116 00B18 00B216 00B316 00B316 00B416 00B416 00B416 00B516 00B716 00B816 00B916 00B316 00B316 00B316 00B316				
00AC16 UART1 transmit/receive control register 0 U1C0 112 00AD16 UART1 transmit/receive control register 1 U1C1 113 00AE16 UART1 receive buffer register U1RB 111 00B016 UART transmit/receive control register 2 UCON 113 00B16 00B216 00B216 00B216 00B316 00B416 00B316 00B316 00B516 00B516 00B516 00B516 00B316 00B316 00B316 00B316 00B416 00B416 00B416 00B416		UART1 transmit buffer register	U1TB	111
00AD16 00AE16 00AE16 00AF16 UART1 transmit/receive control register 1 00AF16 00B016 00B016 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B216 00B21				
00AE16 00AF16 UART1 receive buffer register U1RB 111 00B016 00B116 UART transmit/receive control register 2 UCON 113 00B216 00B216 00B316 00B416 00B316 00B416 00B316 00B416 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316		· ·		
00AF16 UART transmit/receive control register 2 UCON 113 00B116 00B218 00B316 00B316 00B416 00B316 00B516 00B516 00B516 00B718 00B718 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B416 00B416 00B416 00BC16 00BC16 00BC16 00BC16 00BC16 00BC16				
00B016 UART transmit/receive control register 2 UCON 113 00B116 00B216 00B316 00B316 00B416 00B416 00B516 00B516 00B516 00B716 00B716 00B516 00B316 00B316 00B316 00B416 00B316 00B316 00B416 00B516 00B516 00B516 00B516 00B516 00B516 00B516 00B516	1	UAR I1 receive buffer register	U1RB	111
00B116 00B216 00B316 00B416 00B518 00B616 00B716 00B816 00B916 00B916 00B916 00B016 00B016	00AF16			
00B216 00B316 00B416 00B516 00B616 00B816 00B916 00B916 00B916 00B016 00B016 00B016		UART transmit/receive control register 2	UCON	113
00B316 00B416 00B516 00B616 00B716 00B916 00BA16	00B116			
00B416 00B516 00B616 00B716 00B816 00B816 00BA16 00BA16 00BA16 00BA16 00BA16 00BA16 00BA16 00BA16	00B216			
00B516 00B616 00B716 00B816 00B916 00BA16 00BB18 00BC16 00BD16 00BE16	00B316			
00B616 00B716 00B816 00B916 00BB18 00BC16 00BD16 00BE16	00B416			
00B716 00B816 00B916 00BA16 00BB16 00BC16 00BD16	00B516			
008816 008916 00BA16 00BB16 00BC16 00BD16	00B616			
00B916	00B716			
00BA16 00BB16 00BC16 00BD16 00BE16	00B816			
00BB16 00BC16 00BD16 00BE16	00B916			
00BC16 00BD16 00BE16	00BA16			
00BC16 00BD16 00BE16				
00BD16 00BE16 00BE16				
00BE16				
	00BF16			

Blank columns are all reserved space. No use is allowed.

	Domi-t	Completed	Doza
Address	Register	Symbol	Page
00C016 00C116	AD register	AD	127
00C116			
00C316			
00C416			
00C516			
00C616			
00C716			
00C816			
00C916 00CA16			
00CA16			
00CC16			
00CD16			
00CE16			
00CF16			
00D016			
00D116			
00D216			
00D316 00D416	AD control register 2	ADCON2	127
00D416	7.65 CONTROL TOGISTON Z	, 1000112	141
00D316	AD control register 0	ADCON0	126
00D716		ADCON1	126
00D816			
00D916			
00DA16			
00DB16			
00DC16			
00DD16 00DE16			
00DE16			
00E016	Port P0 register	P0	143
00E116		P1	143
00E216	Port P0 direction register	PD0	143
00E316	Port P1 direction register	PD1	143
00E416			
00E516	Port P3 register	P3	143
00E616	Port P3 direction register	PD3	143
00E716 00E816	Port P4 register	P4	143
00E916	1 ort 1 4 register		140
00EA16	Port P4 direction register	PD4	143
00EB16			
00EC16			
00ED ₁₆			
00EE16			
00EF16			
00F016			
00F116 00F216			
00F216			
00F416			
00F516			
00F616			
00F7 ₁₆			
00F816			
00F9 ₁₆			
03FA16			
00FB ₁₆	Pull-up control register 0	PUR0	144
00FC16		PUR0	144
00FE16	Port P1 drive capacity control register	DRR	144
00FF16	Timer C output control register	TCOUT	104
<u> </u>			
<u>Ľ</u>			^
01B3 ₁₆	Flash memory control register 4	FMR4	172
01B416		Et in	4=-
01B516	Flash memory control register 1	FMR1	172
01B6 ₁₆	Flach mamon, control register 0	EMBO	171
010116	Flash memory control register 0	FMR0	171
0FFFF16	Option function select register	OFS	69
i .		1	



R8C/13 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ09B0111-0120 Rev.1.20 Jan 27, 2006

1. Overview

This MCU is built using the high-performance silicon gate CMOS process using a R8C/Tiny Series CPU core and is packaged in a 32-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, it is capable of executing instructions at high speed.

The data flash ROM (2 KB X 2 blocks) is embedded.

1.1 Applications

Electric household appliance, office equipment, housing equipment (sensor, security), general industrial equipment, audio, etc.

R8C/13 Group 1. Overview

1.2 Performance Overview

Table 1.1. lists the performance outline of this MCU.

Table 1.1 Performance outline

	Item	Performance
CPU	Number of basic instructions	89 instructions
	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, Vcc = 2.7 to 5.5 V)
	Operating mode	Single-chip
	Address space	1M bytes
	Memory capacity	See Table 1.2.
Peripheral	Port	Input/Output: 22 (including LED drive port), Input: 2
function	LED drive port	I/O port: 8
	Timer	Timer X: 8 bits x 1 channel, Timer Y: 8 bits x 1 channel,
		Timer Z: 8 bits x 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer C: 16 bits x 1 channel
		(Circuits of input capture and output compare)
	Serial interface	•1 channel
		Clock synchronous, UART
		•1 channel
		UART
,	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
,	Watchdog timer	15 bits x 1 (with prescaler)
		Reset start function selectable
,	Interrupt	Internal: 11 factors, External: 5 factors,
	-	Software: 4 factors, Priority level: 7 levels
	Clock generation circuit	2 circuits
		•Main clock generation circuit (Equipped with a built-in
		feedback resistor)
		On-chip oscillator (high-speed, low-speed)
		On high-speed on-chip oscillator the frequency adjust-
		ment function is usable.
	Oscillation stop detection function	Main clock oscillation stop detection function
	Voltage detection circuit	Included
	Power on reset circuit	Included
Electrical	Supply voltage	VCC = 3.0 to 5.5V (f(XIN) = 20MHz)
characteristics		VCC = 2.7 to 5.5V (f(XIN) = 10MHz)
	Power consumption	Typ.9 mA ($VCC = 5.0V$, ($f(XIN) = 20MHz$)
		Typ.5 mA ($VCC = 3.0V$, ($f(XIN) = 10MHz$)
		Typ.35 μA (Vcc = 3.0V, Wait mode, Peripheral clock stops)
		Typ.0.7 μA (Vcc = 3.0V, Stop mode)
Flash memory	Program/erase supply voltage	VCC = 2.7 to 5.5 V
	Program/erase endurance	10,000 times (Data flash)
		1,000 times (Program ROM)
Operating amb	pient temperature	-20 to 85°C
		-40 to 85°C (D-version)
Package		32-pin plastic mold LQFP

R8C/13 Group 1. Overview

1.3 Block Diagram

Figure 1.1 shows this MCU block diagram.




Figure 1.1 Block Diagram

R8C/13 Group 1. Overview

1.4 Product Information

Table 1.2 lists the product information.

Table 1.2 Product Information

As of January 2006			
ре	Remarks		
B-A	Flash memory version		
В-А			
R-A		l	

Time No	ROM capacity		DAMit.	David and the	Demonto
Type No.	Program ROM	Data flash	RAM capacity	Package type	Remarks
R5F21132FP	8K bytes	2K bytes x 2	512 bytes	PLQP0032GB-A	Flash memory version
R5F21133FP	12K bytes	2K bytes x 2	768 bytes	PLQP0032GB-A	
R5F21134FP	16K bytes	2K bytes x 2	1K bytes	PLQP0032GB-A	
R5F21132DFP	8K bytes	2K bytes x 2	512 bytes	PLQP0032GB-A	D version
R5F21133DFP	12K bytes	2K bytes x 2	768 bytes	PLQP0032GB-A	
R5F21134DFP	16K bytes	2K bytes x 2	1K bytes	PLQP0032GB-A	




Figure 1.2 Type No., Memory Size, and Package

R8C/13 Group 1. Overview

1.5 Pin Assignments

Figure 1.3 shows the pin configuration (top view).




Figure 1.3 Pin Assignments (Top View)

R8C/13 Group 1. Overview

1.6 Pin Description

Table 1.3 shows the pin description

Table 1.3 Pin description

Signal name	Pin name	I/O type	Function
Power supply	Vcc,	I	Apply 2.7 V to 5.5 V to the Vcc pin. Apply 0 V to the
input	Vss		Vss pin.
IVcc	IVcc	0	This pin is to stabilize internal power supply.
			Connect this pin to Vss via a capacitor (0.1 μF).
			Do not connect to Vcc.
Analog power	AVcc, AVss	I	Power supply input pins for A/D converter. Connect the
supply input			AVcc pin to Vcc. Connect the AVss pin to Vss. Connect a
			capacitor between pins AVcc and AVss.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
CNVss	CNVss	I	Connect this pin to Vss via a resistor.(1)
MODE	MODE	Ī	Connect this pin to Vcc via a resistor.
Main clock input	XIN	I	These pins are provided for the main clock generat-
			ing circuit I/O. Connect a ceramic resonator or a crys-
Main clock output	Xout	0	tal oscillator between the XIN and XOUT pins. To use
			an externally derived clock, input it to the XIN pin and
			leave the Xout pin open.
INT interrupt input	INTo to INT3	I	INT interrupt input pins.
Key input interrupt	Klo to Kl3	I	Key input interrupt pins.
input			
Timer X	CNTR ₀	I/O	Timer X I/O pin
	CNTR ₀	0	Timer X output pin
Timer Y	CNTR ₁	I/O	Timer Y I/O pin
Timer Z	TZout	0	Timer Z output pin
Timer C	TCIN	I	Timer C input pin
	CMP00 to CMP02,	0	The timer C output pins
	CMP10 to CMP12		
Serial interface	CLK ₀	I/O	Transfer clock I/O pin.
	RxD0, RxD1	Ī	Serial data input pins.
	TxD0, TxD10,	0	Serial data output pins.
	TxD11		
Reference voltage	VREF	I	Reference voltage input pin for A/D converter. Con-
input			nect the VREF pin to Vcc.
A/D converter	ANo to AN11	I	Analog input pins for A/D converter
I/O port	P00 to P07,	I/O	These are 8-bit CMOS I/O ports. Each port has an I/O
	P10 to P17,		select direction register, allowing each pin in that port
	P30 to P33, P37,		to be directed for input or output individually.
	P45		Any port set to input can select whether to use a pull-
			up resistor or not by program.
			P10 to P17 also function as LED drive ports.
Input port	P46, P47	I	Port for input-only

NOTES:

1. Refer to "19.8 Noise" for the connecting reference resistor value.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Register. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. Two sets of register banks are provided.




Figure 2.1 CPU Register

2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic and logic operations. The same applies to R1 to R3. The R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies to R3R1 as R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0. A0 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC, 20 bits wide, indicates the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each.

The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic logic unit.

2.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

2.8.3 Zero Flag (Z)

The Z flag is set to "1" when an arithmetic operation resulted in 0; otherwise, "0".

2.8.4 Sign Flag (S)

The S flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, "0".

2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is "0". The register bank 1 is selected when this flag is set to "1".

2.8.6 Overflow Flag (O)

The O flag is set to "1" when the operation resulted in an overflow; otherwise, "0".

2.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to "0", and are enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to "0", USP is selected when the U flag is set to "1".

The U flag is set to "0" when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

When write to this bit, set to "0". When read, its content is indeterminate.



R8C/13 Group 3. Memory

3. Memory

Figure 3.1 is a memory map of this MCU. This MCU provides 1-Mbyte address space from addresses 0000016 to FFFFF16.

The internal ROM (program ROM) is allocated lower addresses beginning with address 0FFFF16. For example, a 16-Kbyte internal ROM is allocated addresses from 0C00016 to 0FFFF16.

The fixed interrupt vector table is allocated addresses 0FFDC16 to 0FFFF16. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses from 0200016 to 02FFF16.

The internal RAM is allocated higher addresses beginning with address 0040016. For example, a 1-Kbyte internal RAM is allocated addresses 0040016 to 007FF16. The internal RAM is used not only for storing data, but for calling subroutines and stacks when interrupt request is acknowledged.

Special function registers (SFR) are allocated addresses 0000016 to 002FF16. The peripheral function control registers are located them. All addresses, which have nothing allocated within the SFR, are reserved area and cannot be accessed by users.




Figure 3.1 Memory Map

4. Special Function Register (SFR)

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.4 list the SFR information

Table 4.1 SFR Information(1)⁽¹⁾

	4.1 SFR Information(1)(1)	0	A44
Address	Register	Symbol	After reset
000016			
000116			
000216			
000316	2 (1)		
000416	Processor mode register 0 ⁽¹⁾	PM0	0016
000516	Processor mode register 1	PM1	0016
000616	System clock control register 0	CM0	011010002
000716	System clock control register 1	CM1	001000002
000816	High-speed on-chip oscillator control register 0	HR0	0016
000916	Address match interrupt enable register	AIER	XXXXXXX002
000A16	Protect register	PRCR	00XXX0002
000B16	High-speed on-chip oscillator control register 1	HR1	4016 000001002
000C16 000D16	Oscillation stop detection register	OCD WDTR	XX16
000D16	Watchdog timer reset register	WDTS	XX16 XX16
000E16	Watchdog timer start register	WDTS	000111112
001016	Watchdog timer control register		
001016	Address match interrupt register 0	RMAD0	0016
001116			0016 V016
001216			X016
001316	Address match interrupt register 1	RMAD1	0016
001516	Address materialitemapt register i	INMADI	0016
001616			X016
001716			7010
001816			
001916	Voltage detection register 1 ⁽²⁾	VCR1	000010002
001A ₁₆	Voltage detection register 2 ⁽²⁾	VCR2	0016 ⁽³⁾
	Tollago actodion regiotes 2	10.12	100000002 ⁽⁴⁾
001B ₁₆			.0000000
001C ₁₆			
001D16			
001E16	INTO input filter select register	INT0F	XXXXX0002
001F16	Voltage detection interrupt register ⁽²⁾	D4INT	0016 ⁽³⁾
			010000012 ⁽⁴⁾
002016			
002116			
002216			
002316			
002416			
002516			
002616			
002716			
002816			
002916			
002A16			
002B16			
002C16			
002D ₁₆ 002E ₁₆			
002F16			
002F16 003016			
003016			
003116			
003216			
003316			
003416			
003616			
003016			
003716			
003916			
003916 003A16			
003A16			
003D16			
003D16			
003E16			
003F16			
Y · I Indefi			

X : Undefined

Nortes:
 1. Blank spaces are reserved. No access is allowed.
 2. Software reset or the watchdog timer reset does not affect this register.
 3. Owing to Reset input.
 4. In the case of RESET pin = H retaining.

Table 4.2 SFR Information(2)⁽¹⁾

. 45.0	T.Z OF R IIII OF III COMPANIE		
Address	Register	Symbol	After reset
004016		- ,	
004116			
004216			
004316			
004416			
004516			
004616			
004716			
004816			
004916			
004A16			
004B ₁₆			
004C ₁₆			
004D16	Key input interrupt control register	KUPIC	XXXXX0002
004E ₁₆	AD conversion interrupt control register	ADIC	XXXXX0002
004F16			
005016	Compare 1 interrupt control register	CMP1IC	XXXXX0002
005116	UART0 transmit interrupt control register	SOTIC	XXXXXX0002
005116			
	UART0 receive interrupt control register	SORIC	XXXXXX0002
005316	UART1 transmit interrupt control register	S1TIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	INT2 interrupt control register	INT2IC	XXXXX0002
005616	Timer X interrupt control register	TXIC	XXXXX0002
005716	Timer Y interrupt control register	TYIC	XXXXX0002
005816	Timer Z interrupt control register	TZIC	XXXXX0002
005916	INT1 interrupt control register	INT1IC	XXXXX0002
005A16	INT3 interrupt control register	INT3IC	XXXXX0002 XXXXXX0002
005A16	Timer C interrupt control register	TCIC	XXXXX0002 XXXXXX0002
005C16	Compare 0 interrupt control register	CMP0IC	XXXXX0002
005D16	INTO interrupt control register	INT0IC	XX00X0002
005E16			
005F16			
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16		+	
006C16			1
006D16			
006E16			
006F16			
007016			
007116			
007216			
007316			
007316			
007516			
007616			
007716			
007816			
007916			
007A16			
007B ₁₆			
007D16			
007D16			
007E16			ļ
007F16			

X : Undefined NOTES:
1. Blank spaces are reserved. No access is allowed.

Table 4.3 SFR Information(3)⁽¹⁾

Address	Register	Symbol	After reset
008016	Timer Y, Z mode register	TYZMR	0016
008116	Prescaler Y register	PREY	FF16
008216	Timer Y secondary register	TYSC	FF16
008316	Timer Y primary register	TYPR	FF16
008416	Timer Y, Z waveform output control register	PUM	0016
008516	Prescaler Z register	PREZ	FF16
008616	Timer Z secondary register	TZSC	FF16
008716	Timer Z primary register	TZPR	FF16
008716	Timor = primary regions		1
008916			
008A16	Timer Y, Z output control register	TYZOC	0016
008B16	Timer X mode register	TXMR	0016
008C16	Prescaler X register	PREX	FF16
008D16	Timer X register	TX	FF16
008E16	Count source set register	TCSS	0016
008F16	Obalit obalios dot rogistor	1000	33.3
009016	Timer C register	TC	0016
009016	Timer C register	10	0016
009116			0010
009216			
009316			
009416			
009516	External input enable register	INTEN	0016
	External iliput chable register	IINIEIN	0010
009716	Key input enable register	KIEN	0016
	rey input chable register	INILIN	0010
009916	Timor C control register 0	TCC0	0016
009A16	Timer C control register 0 Timer C control register 1	TCC1	0016
009B16	<u> </u>	TM0	0016
009C16	Capture, compare 0 register	TIVIO	0016 0016 ⁽²⁾
009D16	Commons 4 vanistav	TNAA	
009E16	Compare 1 register	TM1	FF16
009F16 00A016	LIADTO transmit/respisse mode register	UOMR	FF16 0016
	UART0 transmit/receive mode register		
00A116 00A216	UARTO bit rate register	U0BRG	XX16
00A216 00A316	UART0 transmit buffer register	U0TB	XX16
00A316	LIADTO transmit/respires control register 0	U0C0	XX16
00A416 00A516	UART0 transmit/receive control register 0	U0C1	000010002
00A516	UART0 transmit/receive control register 1	UORB	000000102 XX16
00A016 00A716	UART0 receive buffer register	UUKB	
00A716	UART1 transmit/receive mode register	U1MR	XX16 0016
		U1BRG	XX16
00A916 00AA16	UART1 bit rate register		l l
	UART1 transmit buffer register	U1TB	XX16
00AB16	UART1 transmit/receive control register 0	U1C0	XX16
00AC16	UART1 transmit/receive control register 0 UART1 transmit/receive control register 1	U1C1	000010002 000000102
00AD16	•	U1RB	XX16
00AE16	UART1 receive buffer register	OIKD	XX16 XX16
00AF16 00B016	UART transmit/receive control register 2	UCON	0016
00B016 00B116	OAN I transmittedelive control register 2	UCUN	0016
00B216			
00B316			
00B416			
00B516			
00B616			<u> </u>
00B716			
00B816			
00B916			
00BA16			
00BB16			
00BC16			
00BD16			
00BE16			
00BF16			
Y · I Indofi			

X: Undefined
NOTES:

1. Blank spaces are reserved. No access is allowed.

2. When output compare mode (the TCC13 bit in the TCC1 register = 1) is selected, the value after reset is set to "FFFF16".

Table 4.4 SFR Information(4)⁽¹⁾

Address	Register	Symbol	After reset
00C016	AD register	AD	XX16
00C116			XX16
00C216			
00C316 00C416			
00C416			
00C616			
00C716			
00C816			
00C916			
00CA16			
00CB16			
00CC16			
00CD16 00CE16			
00CE16			
00D016			
00D116			
00D216			
00D316			
00D416	AD control register 2	ADCON2	0016
00D516		4000:::	222221/1//
00D616	AD control register 0	ADCON0	00000XXX2
00D716	AD control register 1	ADCON1	0016
00D816 00D916			
00D916 00DA16			
00DA16			
00DC16			
00DD16			
00DE16			
00DF16			
00E016	Port P0 register	P0	XX16
00E116	Port P1 register	P1	XX16
00E216	Port P0 direction register	PD0	0016
00E316 00E416	Port P1 direction register	PD1	0016
00E416	Port P3 register	P3	XX16
00E616	1 of 1 o register	13	XXIII
00E716	Port P3 direction register	PD3	0016
00E816	Port P4 register	P4	XX16
00E916	-		
00EA16	Port P4 direction register	PD4	0016
00EB16			
00EC16			
00ED16			
00EE16 00EF16			
00F016			
00F116			
00F216			
00F316			
00F416			
00F516			
00F616			
00F716			
00F816			
00F916			
03FA ₁₆ 00FB ₁₆			
00FB16 00FC16	Pull-up control register 0	PUR0	00XX00002
00FC16	Pull-up control register 1	PUR1	XXXXXXXXXX
00FE16	Port P1 drive capacity control register	DRR	0016
00FF16	Timer C output control register	TCOUT	0016
	·		<u> </u>
₹			
01B316	Flash memory control register 4	FMR4	010000002
01B416		EMB (4000000
01B516	Flash memory control register 1	FMR1	1000000X2
01B616	Floob moment control register 0	EMBO	000000040
01B716	Flash memory control register 0	FMR0	00000012
0FFFF16	Option function select register ⁽²⁾	OFS	(Note 2)
OI FFF 16	Option randition delete register	0.0	(14010 2)

X: Undefined NOTES:

1. Blank columns, 010016 to 01B216 and 01B816 to 02FF16 are all reserved. No access is allowed.

2. The watchdog timer control bit is assigned. Refer to "Figure11.2 OFS, WDC, WDTR and WDTS registers" of Hardware Manual for details

5. Reset

There are three types of resets: a hardware reset, a software reset, and an watchdog timer reset.

5.1 Hardware Reset

There are three kinds of hardware reset: hardware reset 1, hardware reset 2, and power-on reset. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected for the CPU.

5.1.1 Hardware Reset 1

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 5.1 "Pin Status When RESET Pin Level is 'L"). When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. Figure 5.1 shows the CPU register status after reset and figure 5.2 shows the reset sequence. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate. Figures 5.3 to 5.4 show the reset circuit example using the hardware reset 1. Refer to Chapter 4,

Figures 5.3 to 5.4 show the reset circuit example using the hardware reset 1. Refer to Chapter 4, "Special Function Register (SFR)" for the status of SFR after reset.

- When the power supply is stable
- (1) Apply an "L" signal to the RESET pin.
- (2) Wait for 500 μ s (1/fRING-S \times 20).
- (3) Apply an "H" signal to the RESET pin.
- Power on
- (1) Apply an "L" signal to the RESET pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait td(P-R) or more until the internal power supply stabilizes.
- (4) Wait for 500 μ s (1/fRING-S \times 20).
- (5) Apply an "H" signal to the RESET pin.

Table 5.1 Pin Status When RESET Pin Level is "L"

Pin name	Pin status
P0	Input port
P1	Input port
P30 to P33, P37	Input port
P45 to P47	Input port




Figure 5.1 CPU Register Status After Reset




Figure 5.2 Reset Sequence




Figure 5.3 Example Reset Circuit Using The Hardware Reset 1




Figure 5.4 Example Reset Circuit Using The Hardware Reset 1 (Voltage Check Circuit)

5.1.2 Hardware Reset 2

This is the reset generated by the voltage detection circuit which is built-in to the microcomputer. The voltage detection circuit monitors the input voltage at Vcc input pin. The microcomputer is reset when the voltage at the Vcc input pin drops below Vdet if all of the following conditions hold true.

- The VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to "1" (voltage detection interrupt enabled)
- The D46 bit in the D4INT register is set to "1" (hardware reset 2 when going through Vdet)

When using a digital filter (D41 bit in the D4INT register is set to "1"), set the CM14 bit in the CM1 register to "0" (low-speed on-chip oscillator oscillates).

Conversely, when the input voltage at the Vcc pin rises to Vdet or more, the pins, CPU, and SFR are initialized and counting the low-speed on-chip oscillator starts. When counting the low-speed on-chip oscillator clock 32 times, the internal reset is exited and the program is executed beginning with the address indicated by the reset vector. The initialized pins and registers and the status thereof are the same as in hardware reset 1. Refer to Section 5.4 "Voltage Detection Circuit."

5.1.3 Power-on Reset Function

The power-on reset is the function which can reset the microcomputer without the external reset circuit. The $\overline{\text{RESET}}$ pin should be connected to the VCC pin via about 5 k Ω pull-up resistance using the power-on reset function, the function turns to active and the microcomputer has its pins, CPU, and SFR initialized. When a capacitor is connected to the $\overline{\text{RESET}}$ pin, always keep the voltage to the $\overline{\text{RESET}}$ pin 0.8 VCC or more.

When the input voltage at the Vcc pin reaches to the Vdet level, count operation of the low-speed on-chip oscillator clock starts. When the operation counts the low-speed on-chip oscillator clock for 32 times, the internal reset is released. Then the program is executed starting from the address indicated by the reset vector. The initialized pins and registers and the status thereof are the same as in hardware reset 1 excluding the following bits.

- The D40 bit in the D4INT register turns to "1" automatically (voltage detection interrupt enabled)
- The D46 bit in the D4INT register turns to "1" automatically (hardware reset 2 when going through Vdet)

Additionally, the hardware reset 2 turns to active after the power-on reset. This is because the VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled) after the power-on reset same as the hardware reset 1, so that hardware reset 2 active conditions are all satisfied including above D40 and D46 bit conditions.

Figure 5.5 shows the power-on reset circuit. Figure 5.6 shows the power-on reset operation.




Figure 5.5 Power-on Reset Circuit




Figure 5.6 Power-on Reset Operation

5.2 Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected for the CPU. Some SFRs are not initialized by the software reset. Refer to Chapter 4, "SFR."

5.3 Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected for the CPU. Some SFRs are not initialized by the watchdog timer reset. Refer to Chapter 4, "SFR."

5.4 Voltage Detection Circuit

The voltage detection circuit monitors the input voltage at the VCC pin with respect to Vdet. The user program can check for voltage detection using the VC13 bit or set up the voltage detection interrupt register to generate a hardware reset 2 or voltage detection interrupt.

Figure 5.7 shows the voltage detection circuit. Figure 5.8 shows VCR1 and VCR2 registers. Figure 5.9 shows the D4INT register. Figure 5.10 shows an operation example of the voltage detection circuit. Figure 5.11 to 5.12 show the operation example of the voltage detection circuit to get out of stop mode.




Figure 5.7 Voltage Detection Circuit Block





Figure 5.8 VCR1 Register and VCR2 Register



- 1. Set the PRC3 bit in the PRCR register to "1" (write enable) before writing to this register.
- 2. If the voltage detection interrupt needs to be used to get out of stop mode again after once used for that purpose, reset the D41 bit by writing a "0" and then a "1".
- 3. Valid when the VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled).
- 4. If the VC27 bit is set to "0" (voltage detection circuit disabled), the D42 and D43 bits are set to "0" (not detected).

- 5. This bit is set to "0" by writing a "0" in a program. (writing a "1" has no effect.)
 6. Valid when the D40 bit is set to "1" (voltage detection interrupt enabled).
 7. The D40 bit is valid when the VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled). When setting the D40 bit to "1", the following setting is required.
 - (1) Set the VC27 bit "1"
 - (2) Wait for td(E-A) until the detecter circuit operates.
 - (3) Wait for the sampling time (the sampling clock which is selected in the DF0 bit to DF1 bit times 4 cycles.)
 - (4) Set the D40 bit to "1"
- (5) Set the CM14 bit in the CM1 register to "0" (low-speed on-chip oscillator on).
- 8. Valid when the D41 bit is set to "1" (digital filter disabled mode).
- The D46 bit can be selected.
- 10. The software reset or the watchdog timer reset do not affect this register.
- 11. When the D46 bit is set to "1" (hardware reset 2 when Vdet passes), set the D47 bit to "1" (below Vdet). (Do not set to "0").

Figure 5.9 D4INT Register




Figure 5.10 Operation Example of Voltage Detection Circuit




Figure 5.11 Operation Example of Voltage Detection Circuit to get out of Stop mode (1)




Figure 5.12 Operation Example of Voltage Detection Circuit to get out of Stop mode (2)

5.4.1 Voltage Detection Interrupt

Figure 5.13 shows the block diagram of voltage detection interrupt generation circuit.

Refer to 5.4.2, "Exiting Stop Mode on a Voltage Detection Circuit" for Getting out of stop mode due to the voltage detection interrupt.

A voltage detection interrupt is generated when the input voltage at the Vcc pin rises to Vdet or more or drops below Vdet if all of the following conditions hold true in normal operation mode and wait mode.

- The VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to "1" (voltage detection interrupt enabled)
- The D46 bit in the D4INT register is set "0" (voltage detection interrupt selected)

To use the digital filter (D41 bit in the D4INT register is set to "0"), set the CM14 bit in the CM1 register to "0" (low-speed on-chip oscillator on). Figure 5.14 shows an operation example of voltage detection interrupt generation circuit.

The voltage detection interrupt shares the interrupt vector with the watchdog timer interrupt and oscillation stop detection interrupt.

The D42 bit in the D4INT register becomes "1" when passing through Vdet is detected after the voltage inputted to the Vcc pin is up or down.

A voltage detection interrupt request is generated when the D42 bit changes state from "0" to "1". The D42 bit needs to be set to "0" in a program.

Table 5.2 lists the voltage detection interrupt request generation conditions.


It takes 4 cycles of sampling clock until the D42 bit is set to "1" since the voltage which inputs to Vcc pin passes Vdet.

It is possible to set the sampling clock detecting that the voltage applied to the VCC pin has passed through Vdet with the DF0 to DF1 bits in the D4INT register.

Table 5.2 Voltage Detection Interrupt Request Generation Conditions

Operation mode	VC27 bit	D40 bit	D41 bit	D42 bit	D46 bit	VC13 bit	CM14 bit
Normal operation mode ⁽¹⁾	1	1	0 or 1	0	0	From 0 to 1 ⁽²⁾ From 1 to 0 ⁽²⁾	0
Wait mode	1	1	0 or 1	0	0	From 0 to 1 ⁽²⁾ From 1 to 0 ⁽²⁾	0

- The status except the wait mode and stop mode is handled as the normal mode. (Refer to Chapter 6, "Clock Generation Circuit.")
- 2. Refer to Figure 5.14, "Operation Example of Voltage Detection Interrupt Generation Circuit" for interrupt generation timing.








Figure 5.13 Operation Detection Interrupt Generation Block




Figure 5.14 Voltage Detection Interrupt Generation Circuit Operation Example

5.4.2 Exiting Stop Mode on a Voltage Detection Interrupt

A voltage detection interrupt is generated when the input voltage at the Vcc pin rises to Vdet or more or drops below Vdet if all of the following conditions hold true in stop mode.

- The VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to "1" (voltage detection interrupt enabled)
- The D41 bit in the D4INT register is set "1" (digital filter disabled mode)
- The D46 bit in the D4INT register is set "0" (voltage detection interrupt selected)

The voltage detection interrupt shares the interrupt vector with the watchdog timer interrupt and oscillation stop detection interrupt.

The D42 bit in the D4INT register becomes "1" when passing through Vdet is detected after the voltage inputted to the Vcc pin is up or down.

A voltage detection interrupt request is generated when the D42 bit changes state from "0" to "1". The D42 bit needs to be set to "0" in a program.

Table 5.3 lists the voltage detection interrupt request generation conditions to get out of stop mode.

Table 5.3 Voltage Detection Interrupt Request Generation Conditions to get out of Stop mode

Operation mode	VC27 bit	D40 bit	D41 bit	D42 bit	D46 bit	D47 bit	VC13 bit
Stop mode	1	1	1	0	0	0 or 1	From 0 to 1
		-					From 1 to 0

- 1. The status except the wait mode and stop mode is handled as the normal mode. (Refer to Chapter 6, "Clock Generation Circuit.")
- 2. Refer to Figure 5.14, "Operation Example of Voltage Detection Interrupt Generation Circuit" for interrupt generation timing.

6. Clock Generation Circuit

The clock generation circuit contains two oscillator circuits as follows:

- Main clock oscillation circuit
- On-chip oscillator (with oscillation stop detection function)

Table 6.1 lists the clock generation circuit specifications. Figure 6.1 shows the clock generation circuit. Figures 6.2 to 6.4 show the clock-related registers.

Table 6.1 Clock Generation Circuit Specifications

	Main clock	On-chip oscillator			
Item	oscillation circuit	High-speed on-chip oscillator	Low-speed on-chip oscillator		
Use of clock	CPU clock source Peripheral function clock source	CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating	CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating		
Clock frequency	0 to 20 MHz	Approx. 8 MHz	Approx. 125 kHz		
Usable oscillator	Ceramic resonator Crystal oscillator				
Pins to connect oscillator	XIN, XOUT ⁽ 1)	(Note 1)	(Note 1)		
Oscillation starts and stops	Present	Present	Present		
Oscillator status after reset	Stopped	Stopped	Oscillating		
Other	Externally derived clock can be input				

^{1.} Can be used as P46 and P47 when the on-chip oscillator clock is used for CPU clock while the main clock oscillation circuit is not used.





Figure 6.1 Clock Generation Circuit

Syste	m clock control	register 0 ^{(*}	1)		
0 0	5 b4 b3 b2 b1 b0 0 1 0 0	Symbol CM0	Address 000616	After reset 6816	
		Bit symbol	Bit name	Function	RW
		(b1-b0)	Reserved bit	Set to "0"	RW
		CM02	WAIT peripheral function clock stop bit	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode	RW
		(b3)	Reserved bit	Set to "1"	RW
		(b4)	Reserved bit	Set to "0"	RW
		CM05	Main clock (XIN-XOUT)stop bit ^(2, 4)	0 : On 1 : Off ⁽³⁾	RW
		CM06	CPU clock division select bit 0 ⁽⁵⁾	0 : CM16 and CM17 valid 1 : Divide-by-8 mode	RW
Ĺ		(b7)	Reserved bit	Set to "0"	RW

NOTES


- 1. Set the PRC0 bit of PRCR register to "1" (write enable) before writing to this register.
- 2. The CM05 bit is provided to stop the main clock when the on-chip oscillator mode is selected. This bit cannot be used for detection as to whether the main clock stopped or not. To stop the main clock, the following setting is required:
 - (1) Set the OCD0 and OCD1 bits in the OCD register to "002" (disable oscillation stop detection function).
 - (2) Set the OCD2 bit to "1" (on-chip oscillator clock selection).
- 3. Set the CM05 bit to "1" (main clock stops) and the CM13 bit in the CM1 register to "1" (XIN-XOUT pin) when the external clock is input.
- 4. When the CM05 bit is set to "1" (main clock stop), P46 and P47 can be used as input ports.
- 5. When entering stop mode from high or middle speed mode, the CM06 bit is set to "1" (divide-by-8 mode).

System clock control register 1⁽¹⁾



- 1. Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable)
- 2. When entering stop mode from high or middle speed mode, the CM15 bit is set to "1" (drive capacity high).
- 3. Effective when the CM06 bit is "0" (CM16 and CM17 bits enable).
- 4. If the CM10 bit is "1" (stop mode), the internal feedback resistor becomes ineffective.
- 5. The CM14 bit can be set to "1" (low-speed on-chip oscillator off) if the OCD2 bit=0 (main clock selected). When the OCD2 bit is set to "1" (selecting on-chip oscillator clock), the CM14 bit is set to "0" (low-speed on-chip oscillator on). This bit remains unchanged when "1" is written.
- 6. When using voltage detection interrupt circuit, CM14 bit is set to "0"
- 7. When the CM10 bit is set to "1" (stop mode) or the CM05 bit in the CM0 register to "1" (main clock stops) and the CM13 bit is set to "1" (XIN-XOUT pin), the XOUT (P47) pin becomes "H".
 - When the CM13 bit is set to "0" (input ports P46 P47) the P47 (XOUT) enters input mode

Figure 6.2 CM0 Register and CM1 Register



- 1. Set the PRC0 bit in the PRCR register to "1" (write enable) before rewriting this register.
- 2. The OCD2 bit is set to "1" (selecting on-chip oscillator clock) automatically if a main clock oscillation stop is detected while the OCD1 to OCD0 bits are set to "112" (oscillation stop detection function enabled). If the OCD3 bit is set to "1" (main clock stops), the OCD2 bit remains unchanged when trying to write "0" (main clock selected).
- 3. The OCD3 bit is enabled when the OCD1 to OCD0 bits are set to "112" (oscillation stop detection function enabled).
- 4. The OCD1 to OCD0 bits should be set to "002" (oscillation stop detection function disabled) before entering stop mode or on-chip oscillator (main clock stops).
- 5. The OCD3 bit remains set to "0" (main clock on) if the OCD1 to OCD0 bits are set to "002".
- 6. The CM14 bit goes to "0" (low-speed on-chip oscillator on) if the OCD2 bit is set to "1" (on-chip oscillator clock selected).
- 7. Refer to Figure 6.7 "switching clock source from low-speed on-chip oscillator to main clock" for the switching procedure when the main clock re-oscillates after detecting an oscillation stop.

Figure 6.3 OCD Register




Figure 6.4 HR0 Register and HR1 Register

R8C/13 Group 6.1 Main Clock

The following describes the clocks generated by the clock generation circuit.

6.1 Main Clock

This clock is supplied by a main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 6.5 shows examples of main clock connection circuit. During reset and after reset, the main clock is turned off.

The main clock starts oscillating when the CM05 bit in the CM0 register is set to "0" (main clock on) after setting the CM13 bit in the CM1 register to "1" (XIN- XOUT pin).

To use the main clock for the CPU clock, set the OCD2 bit in the OCD register to "0" (selecting main clock) after the main clock becomes oscillating stably.

The power consumption can be reduced by setting the CM05 bit in the CM0 register to "1" (main clock off) if the OCD2 bit is set to "1" (on-chip oscillator clock selected).

Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1". If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to Section 6.4, "Power Control."




Figure 6.5 Examples of Main Clock Connection Circuit

6.2 On-Chip Oscillator Clock

This clock is supplied by a on-chip oscillator. There are two kinds of on-chip oscillator: high-speed on-chip oscillator and low-speed on-chip oscillator. These oscillators are selected by the bit HR01 bit in the HR0 register.

6.2.1 Low-Speed On-Chip Oscillator Clock

The clock derived from the low-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fRING, fRING128 and fRING-S.

After reset, the on-chip oscillator clock derived from low-speed on-chip oscillator by divided by 8 is selected for the CPU clock.

If the main clock stops oscillating when the OCD1 to OCD0 bits in the OCD register are "112" (oscillation stop detection function enabled), the low-speed on-chip oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

The frequency of the low-speed on-chip oscillator varies depending on the supply voltage and the operation ambient temperature. The application products must be designed with sufficient margin for the frequency change.

6.2.2 High-Speed On-Chip Oscillator Clock


The clock derived from high-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fRING, fRING128, and fRING1-fast.

After reset, the on-chip oscillator clock derived from high-speed on-chip oscillator is halted. The oscillation is started by setting the HR00 bit in the HR0 register to "1" (high-speed on-chip oscillator on). The frequency can be adjusted by the HR1 register.

The relationship between the value of HR1 register and the period of high-speed on-chip oscillator is shown below. It is noted that the difference in delay between the bits should be adjusted by changing each bit. Bit 7 should be set be "0".

Period of high-speed on-chip oscillator = $td(HR \text{ offset}) + (64 \times b6 + 32 \times b5 + 16 \times b4 + 8 \times b3 + 4 \times b2 + 2 \times b1 + b0) \times td(HR)$

b0 to b6 : Bits in HR1 register





6.3 CPU Clock and Peripheral Function Clock

There are two types of clocks: CPU clock to operate the CPU and peripheral function clock to operate the peripheral functions. Also refer to "Figure 6.1 Clock Generating Circuit".

6.3.1 CPU Clock

This is an operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock or on-chip oscillator clock.

The selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register to select the divide-by-n value.

After reset, the low-speed on-chip oscillator clock divided by 8 provides the CPU clock.

Note that when entering stop mode from high or middle speed mode, the CM06 bit is set to "1" (divide-by-8 mode).

6.3.2 Peripheral Function Clock (f1, f2, f8, f32, fAD, f1SIO, f8SIO, f32SIO, fRING, fRING128)

These are operating clocks for the peripheral functions.

Of these, fi (i=1, 2, 8, 32) is derived from the main clock or on-chip oscillator clock by dividing them by i. The clock fi is used for timers X, Y, Z and C.

The clock fjsio (j=1, 8, 32) is derived from the main clock or on-chip oscillator clock by dividing them by j. The clock fjsio is used for serial interface.

The fAD clock is produced from the main clock or the on-chip oscillator clock and is used for the A/D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to "1" (peripheral function clock turned off during wait mode), the clocks fi, fjsio, and fAD are turned off.

6.3.3 fRING and fRING128

These are operating clocks for the peripheral functions.


The fRING runs at the same frequency as the on-chip oscillator, and can be used as the souce for the timer Y. The fRING128 is derived from the fRING by dividing it by 128, and can be used for Timer C.

When the WAIT instruction is executed, the clocks fRING and fRING128 are not turned off.

6.3.4 fRING-fast

This is used as the count source for the timer C. The fRING-fast is derived from the high-speed on-chip oscillator and provided by setting the HR00 bit to "1" (high-speed on-chip oscillator on).

When the WAIT instruction is executed, the clock fRING-fast is not turned off.





6.4 Power Control

There are three power control modes. All modes other than wait and stop modes are referred to as normal operation mode.

6.4.1 Normal Operation Mode

Normal operation mode is further classified into four modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, allow a sufficient wait time in a program until it becomes oscillating stably.

High-speed Mode

The main clock divided by 1 (undivided) provides the CPU clock. If the CM14 bit is set to "0" (low-speed on-chip oscillator on) or the HR00 bit in the HR0 register is set to "1" (high-speed on-chip oscillator on), the fRING and fRING128 can be used for timers Y and C. When the HR00 bit is set to "1", fRING-fast can be used for timer C.

• Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the CM14 bit is set to "0" (low-speed on-chip oscillator on) or the HR00 bit in the HR0 register is set to "1" (high-speed on-chip oscillator on), the fRING and fRING128 can be used for timers Y and C. When the HR00 bit is set to "1", fRING-fast can be used for timer C.

• High-speed, Low-speed, On-Chip Oscillator Mode

The on-chip oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. When the HR00 bit is set to "1", fRING-fast can be used for timer C.

Table 6.2 Setting Clock Related Bit and Modes

Madaa		OCD register	CM1 regis	ster	CM0 r	egister
iviodes	Modes		CM17, CM16	CM13	CM06	CM05
High-speed	mode	0	002	1	0	0
Medium-	divided by 2	0	012	1	0	0
speed mode	divided by 4	0	102	1	0	0
mode	divided by 8	0		1	1	0
	divided by 16	0	112	1	0	0
High-speed,	no division	1	002		0	0 or 1
low-speed on-chip	divided by 2	1	012		0	0 or 1
oscillator	divided by 4	1	102		0	0 or 1
mode ⁽¹⁾	divided by 8	1			1	0 or 1
	divided by 16	1	112		0	0 or 1

^{1.} The low-speed on-chip oscillator is used as the on-chip oscillator clock when the CM1 register CM14 bit=0 (low-speed on-chip oscillator on) and HR0 register HR01 bit=0 (low-speed on-chip oscillator selected). The high-speed on-chip oscillator is used as the on-chip oscillator clock when the HR0 register HR00 bit=1 (high-speed on-chip oscillator on) and HR01 bit=1 (high-speed on-chip oscillator selected).

6.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU and the watchdog timer because both are operated by the CPU clock. Because the main clock and on-chip oscillator clock both are on, the peripheral functions using these clocks keep operating.

Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO, and fAD clocks are turned off when in wait mode, with the power consumption reduced that much.

• Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

• Pin Status During Wait Mode

The status before wait mode is retained.

• Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit wait mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit from wait mode.

Table 6. 3 lists the interrupts to exit wait mode and the usage conditions.

When using a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction.

- 1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit wait mode.
 - Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).
- 2. Set the I flag to "1".
- Enable the peripheral function whose interrupt is to be used to exit wait mode.
 In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

Table 6.3 Interrupts to Exit Wait Mode and Usage Conditions

Interrupt	CM02=0	CM02=1
Serial interface interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
Key input interrupt	Can be used	Can be used
A/D conversion interrupt	Can be used in one-shot mode	— (Do not use)
Timer X interrupt	Can be used in all modes	Can be used in event counter mode
Timer Y interrupt	Can be used in all modes	Can be used when counting inputs from CNTR1 pin in timer mode
Timer Z interrupt	Can be used in all modes	(Do not use)
Timer C interrupt	Can be used in all modes	— (Do not use)
INT interrupt	Can be used	Can be used (INT0 and INT3 can be used if there is no filter.
Voltage detection interrupt	Can be used	Can be used
Oscillation stop detection interrupt	Can be used	— (Do not use)

6.4.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pin is VRAM or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- Key interrupt
- INT0 to INT2 interrupts (INT0 can be used only when there is no filter.)
- INT3 interrupt (INT3 can be used when there is no filter and Timer C output compare mode (the TCC13 bit in the TCC1 register is set to "1")
- Timer X interrupt (when counting external pulses in event counter mode)
- Timer Y interrupt (when counting inputs from CNTR1 pin in timer mode)
- Serial interfaces interrupt (when external clock is selected)
- Voltage detection interrupt

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM10 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disable).

Pin Status in Stop Mode

The status before wait mode is retained.

However, the XOUT(P47) pin is held "H" when the CM13 bit in the CM1 register is set to "1" (XIN-XOUT pin). The P47(XOUT) is in input state when the CM13 bit is set to "0" (input port P46, P47).

Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit stop mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupts disabled) before setting the CM10 bit to "1".

When using a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to "1".

- 1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.
 - Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".
- 2. Set the I flag to "1".
- Enable the peripheral function whose interrupt is to be used to exit stop mode.In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The main clock divided by 8 of the clock which is used right before stop mode is used for the CPU clock when exiting stop mode by a peripheral function interrupt.

Figure 6.6 shows the state transition of power control.




Figure 6.6 State Transition of Power Control

6.5 Oscillation Stop Detection Function

The oscillation stop detection function is such that main clock oscillation circuit stop is detected. The oscillation stop detection function can be enabled and disabled by the OCD1 to OCD0 bits in the OCD register.

Table 6.4 lists the specifications of the oscillation stop detection function.

Where the main clock corresponds to the CPU clock source and the OCD1 to OCD0 bits are "112" (oscillation stop detection function enabled), the system is placed in the following state if the main clock comes to a halt:

- OCD register OCD2 bit = 1 (selecting on-chip oscillator clock)
- OCD register OCD3 bit = 1 (main clock stopped)
- CM1 register CM14 bit = 0 (low-speed on-chip oscillator oscillating)
- Oscillation stop detection interrupt request occurs

Table 6.4 Oscillation Stop Detection Function Specifications

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop	Set OCD1 to OCD0 bits to "112" (oscillation stop detection
detection function	function enabled)
Operation at oscillation stop detection	Oscillation stop detection interrupt occurs

6.5.1 How to Use Oscillation Stop Detection Function

- The oscillation stop detection interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop detection and watchdog timer interrupts both are used, the interrupt factor must be determined. Table 6.5 shows how to determine the interrupt factor with the oscillation stop detection interrupt, watchdog timer interrupt and voltage detection interrupt.
- Where the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral functions must be switched to the main clock in the program.
 Figure 6.7 shows the procedure for switching the clock source from the low-speed on-chip oscillator
- To enter wait mode while using the oscillation stop detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop detection function is provided in preparation for main clock stop due to
 external factors, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled)
 where the main clock is stopped or oscillated in the program, that is where the stop mode is selected
 or the CM05 bit is altered.
- This function cannot be used when the main clock frequency is below 2 MHz. Set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled).
- When using the low-speed on-chip oscillator clock for the CPU clock and clock sources of peripheral functions after detecting the oscillation stop, set the HR01 bit in the HR0 register to "0" (low-speed on-chip oscillator selected) and the OCD1 to OCD0 bits to "112" (oscillation stop detection function enabled). When using the high-speed on-chip oscillator clock for the CPU clock and clock sources of peripheral functions after detecting the oscillation stop, set the HR01 bit to "1" (high-speed on-chip oscillator selected) and the OCD1 to OCD0 bits to "112" (oscillation stop detection function enabled).



to the main clock.

Table 6.5 Interrupt Factor Determination of Oscillation Stop Detection, Watchdog Timer Interrupt or Voltage Detection Interrupt

Generated Interrupt Factor	Bit showing interrupt source
Oscillation stop detection	(a) The OCD3 bit in the OCD register = 1
((a) or (b))	(b) The OCD1 to OCD0 bits in the OCD register = 112 and the
	OCD2 bit = 1
Watchdog timer	The D43 bit in the D4INT register = 1
Voltage detection	The D42 bit in the D4INT register = 1




Figure 6.7 Switching Clock Source From Low-speed On-Chip Oscillator to Main Clock

R8C/13 Group 7. Protection

7. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 7.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, and OCD, HR0, HR1 registers
- Registers protected by PRC1 bit: PM0 and PM1 registers
- Registers protected by PRC2 bit: PD0 register
- Registers protected by PRC3 bit: VCR2 and D4INT registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0,PRC1 and PRC3 bsits are not automatically set to "0" by writing to any address. They can only be set to "0" in a program.




Figure 7.1 PRCR Register

R8C/13 Group 8. Processor Mode

8. Processor Mode

8.1 Types of Processor Mode

The processor mode is single-chip mode. Table 8.1 shows the features of the processor mode. Figure 8.1 shows the PMO and PM1 register.

Table 8.1 Features of Processor Mode

Processor mode	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins




Figure 8.1 PM0 Register and PM1 Register

R8C/13 Group 9. Bus

9. Bus

During access, the ROM/RAM and the SFR have different bus cycles. Table 9.1 shows bus cycles for access space.

The ROM/RAM and SFR are connected to the CPU through an 8-bit bus. When accessing in word (16 bits) units, these spaces are accessed twice in 8-bit units. Table 9.2 shows bus cycles in each access space.

Table 9.1 Bus Cycles for Access Space

Access space	Bus cycle
SFR/Data flash	2 CPU clock cycles
Program ROM/RAM	1 CPU clock cycles

Table 9.2 Access Unit and Bus Operation

	able 5.2 Access of it and Bus operation					
Space	SFR, Data flash	Program ROM/RAM				
Even address byte access	CPU clock	CPU clock				
Odd address byte access	CPU clock Odd X Data Data X	CPU clock				
Even address word access	CPU clock	CPU clock				
Odd address word access	CPU clock	CPU clock Address Odd Odd+1 Data Data Data				

10. Interrupt

10.1 Interrupt Overview

10.1.1 Type of Interrupts

Figure 10.1 shows types of interrupts.




Figure 10.1 Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag
 (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.

10.1.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are nonmaskable interrupts.

Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB


BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt numbers 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt numbers 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



10.1.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to Chapter 11, "Watchdog Timer."

Oscillation Stop Detection Interrupt

Generated by the oscillation stop detection function. For details about the oscillation stop detection function, refer to Chapter 6, "Clock Generation Circuit."

Voltage Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to Section 5.4, "Voltage Detection Circuit."

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD1 register that corresponds to one of the AIER register's AIER0 or AIER1 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to Section 10.4, "Address Match Interrupt."

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt factors for peripheral function interrupts are listed in Table 10.2. "Relocatable Vector Tables". For details about the peripheral functions, refer to the description of each peripheral function in this manual.



10.1.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 10.2 shows the interrupt vector.




Figure 10.2 Interrupt Vector

• Fixed Vector Tables

The fixed vector tables are allocated to the addresses from 0FFDC16 to 0FFFF16. Table 10.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to Section 17.3, "Functions to Prevent Flash Memory from Rewriting."

Table 10.1 Fixed Vector Tables

Interrupt factor	Vector addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	0FFDC16 to 0FFDF16	Interrupt on UND instruction	R8C/Tiny Series
Overflow	0FFE016 to 0FFE316	Interrupt on INTO instruction	software manual
BRK instruction	0FFE416 to 0FFE716	If the contents of address 0FFE716 is FF16, program execution starts from the address shown by the vector in the relocatable vector table.	
Address match	0FFE816 to 0FFEB16		18.1 Address match interrupt
Single step ⁽¹⁾	0FFEC16 to 0FFEF16		
Watchdog timer Oscillation stop detection Voltage detection	0FFF016 to 0FFF316		11. Watchdog timer6. Clock generation circuit5.4Voltage detection circuit
(Reserved)	0FFF416 to 0FFF716		
(Reserved)	0FFF816 to 0FFFB16		
Reset	0FFFC16 to 0FFFF16		Reset

NOTES:

1. Do not normally use this interrupt because it is provided exclusively for use by development support tools.



• Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 10.2 lists interrupts and vector tables located in the relocatable vector table.

Table 10.2 Relocatable Vector Tables

Interrupt factor	Vector address ⁽¹⁾ Address (L) to address (H)	Software interrupt number	Reference	
BRK instruction ⁽²⁾	+0 to +3 (000016 to 000316)	0	R8C/Tiny Series	
(Reserved)		1 to 12	software manual	
Key input	+52 to +55 (003416 to 003716)	13	10.3 Key input interrupt	
A/D Conversion	+56 to +59 (003816 to 003B16)	14	14 A/D converter	
(Reserved)		15		
Compare 1	+64 to +67 (004016 to 004316)	16	12.4 Timer C	
UART0 transmit	+68 to +71 (004416 to 004716)	17		
UART0 receive	+72 to +75 (004816 to 004B16)	18	13. Serial Interface	
UART1 transmit	+76 to +79 (004C16 to 004F16)	19		
UART1 receive	+80 to +83 (005016 to 005316)	20		
ĪNT2	+84 to +87 (005416 to 005716)	21	10.2.3 INT interrupt	
Timer X	+88 to +91 (005816 to 005B16)	22	12.1 Timer X	
Timer Y	+92 to +95 (005C16 to 005F16)	23	12.2 Timer Y	
Timer Z	+96 to +99 (006016 to 006316)	24	12.3 Timer Z	
ĪNT1	+100 to +103 (006416 to 006716)	25	10.2.3 INT1 interrupt	
ĪNT3	+104 to +107 (006816 to 006B16)	26	10.2.4 INT3 interrupt	
Timer C	+108 to +111 (006C16 to 006F16)	27	12.4 Timer C	
Compare 0	+112 to +115 (007016 to 007316)	28	12.4 Timer C	
ĪNT0	+116 to +119 (007416 to 007716)	29	10.2.1 INT0 interrupt	
(Reserved)		30		
——— (Reserved)		31		
Software interrupt ⁽²⁾	+128 to +131 (008016 to 008316) to +252 to +255 (00FC16 to 00FF16)	32 to 63	R8C/Tiny Series software manual	

- 1. Address relative to address in INTB.
- 2. These interrupts cannot be disabled using the I flag.




10.1.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts. Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 10.3 shows the interrupt control registers.





		After reset XX00X0002	
Bit symbol	Bit name	Function	RW
		b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1	RW
ILVL1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	RW
		1 1 0 : Level 6 1 1 1 : Level 7	RW
IR	Interrupt request bit	0: Interrupt not requested 1: Interrupt requested	RW ⁽¹⁾
POL	Polarity select bit ^(3, 4)	0 : Selects falling edge 1 : Selects rising edge	RW
(b5)	Reserved bit	Must always be set to "0"	RW
(b7-b6)	Nothing is assigned. When write, set to "0". W	hen read, its content is indeterminate.	_
	INT Bit symbol ILVL0 ILVL1 ILVL2 IR POL (b5)	Bit symbol Bit name ILVL0 Interrupt priority level select bit ILVL1 ILVL2 IR Interrupt request bit POL Polarity select bit(3, 4) (b5) Reserved bit Nothing is assigned.	NTOIC 005D16 XX00X0002

^{1.} Only "0" can be written to the IR bit. (Do not write "1").

Figure 10.3 Interrupt Control Registers

b7 b6 b5 b4 b3 b2 b1 b0

^{2.} To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. Refer to the paragraph 19.2.6 "Changing Interrupt Control Registers".

3. If the INTOPL bit in the INTEN register is set to "1" (both edges), set the POL bit to "0" (selecting falling edge).

^{4.} The IR bit may be set to "1" (interrupt requested) when the POL bit is rewritten. Refer to the paragraph 19.2.5 "Changing Interrupt Factor".

• I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (enabled) enables the maskable interrupt. Setting the I flag to "0" (disabled) disables all maskable interrupts.

• IR Bit

The IR bit is set to "1" (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 10.3 shows the settings of interrupt priority levels and Table 10.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- \cdot I flag = 1
- \cdot IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

Table 10.3 Settings of Interrupt Priority Levels

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Lowest
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	Highest

Table 10.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 10.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU internal temporary register⁽¹⁾.
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to "0" (interrupts disabled).

The D flag is cleared to "0" (single-step interrupt disabled).

The U flag is cleared to "0" (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt numbers 32 to 63 is executed.

- (4) The CPU's internal temporary register⁽¹⁾ is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

NOTES:

1. This register cannot be used by user.




Figure 10.4 Time Required for Executing Interrupt Sequence

• Interrupt Response Time

Figure 10.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed (see #a in Figure 10.5) and a time during which the interrupt sequence is executed (20 cycles, see #b in Figure 10.5).




Figure 10.5 Interrupt Response Time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 10.5 is set in the IPL. Shown in Table 10.5 are the IPL values of software and special interrupts when they are accepted.

Table 10.5 IPL Level That Is Set to IPL When A Software or Special Interrupt Is Accepted

Interrupt factors	Level that is set to IPL	
Watchdog timer, oscillation stop detection, voltage detection	7	
Software, address match, single-step	Not changed	

Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits in the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits in the PC are saved. Figure 10.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. The PUSHM instruction can save several registers in the register bank being currently used⁽¹⁾ with a single instruction.

NOTES:

1. Selectable from registers R0, R1, R2, R3, A0, A1, SB, and FB.




Figure 10.6 Stack Status Before and After Acceptance of Interrupt Request

The registers are saved in four steps, 8 bits at a time. Figure 10.7 shows the operation of the saving registers.

NOTES:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 10.7 Operation of Saving Register

• Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 10.8 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > WDT/Oscillation stop detection/Voltage detection > Peripheral function > Single step > Address match

Figure 10.8 Hardware Interrupt Priority

• Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 10.9 shows the Interrupts Priority Select Circuit.




Figure 10.9 Interrupts Priority Select Circuit

R8C/13 Group 10.2 INT Interrupt

10.2 INT Interrupt

10.2.1 INTO Interrupt

INTO interrupt is triggered by an INTO input. When using INTO interrupts, the INTOEN bit in the INTEN register must be set to "1" (enabling). The edge polarity is selected using the INTOPL bit in the INTEN register and the POL bit in the INTOIC register.

The INTO pin is shared with the external trigger input pin of Timer Z.

Figure 10.10 shows the INTEN and INTOF registers.




Figure 10.10 INTEN and INT0F Registers

R8C/13 Group 10.2 INT Interrupt

10.2.2 INTO Input Filter

The INT0 input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the INT0F1 to INT0F0 bits in the INT0F register. The IR bit in the INT0IC register is set to "1" (interrupt requested) when the sampled input level matches three times. When the INT0F1 to INT0F0 bits are set to "012", "102", or "112", the P4_5 bit in the P4 register indicates the filtered value.

Figure 10.11 shows the INT0 input filter configuration. Figure 10.12 shows an operation example of INT0 input filter.




Figure 10.11 INTO Input Filter




Figure 10.12 Operation Example of INT0 Input Filter

R8C/13 Group 10.2 INT Interrupt

10.2.3 INT1 Interrupt and INT2 Interrupt

INT1 interrupts are triggered by INT1 inputs. The edge polarity can be selected with the R0EDG bit in the TXMR register. The INT1 pin is shared with the CNTR0 pin.

INT2 interrupts are triggered by INT2 inputs. The edge polarity can be selected with the R1EDG bit in the TYZMR register. The INT2 pin shared with the CNTR1 pin.

Figure 10.13 shows the TXMR and TYZMR registers when using INT1 and INT2 interrupts.




Figure 10.13 TXMR Register and TYZMR Register when INT1 and INT2 Interrupt Used

R8C/13 Group 10.2 INT Interrupt

10.2.4 INT3 Interrupt

INT3 interrupts are triggered by INT3 inputs. The TCC07 bit in the TCC0 register should be se to "0" (INT3). The INT3 input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the TCC11 to TCC10 bits in the TCC1 register. The IR bit in the INT3IC register is set to "1" (interrupt requested) when the sampled input level matches three times. The P3_3 bit in the P3 register indicates the previous value before filtering regardless of values set in the TCC11 to TCC10 bits.

The INT3 pin is shared with the TCIN pin.

When setting the TCC07 bit to "1" (fRING128), INT3 interrupts are triggered by fRING128 clock. The IR bit in the INT3IC register is set to "1" (interrupt requested) every fRING128 clock cycle or every half fRING128 clock cycle.

Figure 10.14 shows the TCC0 and TCC1 registers.

R8C/13 Group 10.2 INT Interrupt




Figure 10.14 TCC0 Register and TCC1 Register

10.3 Key Input Interrupt

A key input interrupt is generated on an input edge of any of the $\overline{\text{K10}}$ to $\overline{\text{K13}}$ pins. Key input interrupts can be used as a key-on wakeup function to exit wait or stop mode. $\overline{\text{K1i}}$ input can be enabled or disabled selecting with the KliEN (i=0 to 3) bit in the KIEN register. The edge polarity can be rising edge or falling edge selecting with the KliPL bit in the KIEN register. Note, however, that while input on any $\overline{\text{K1i}}$ pin which has had the KliPL bit set to "0" (falling edge) is pulled low, inputs on all other pins of the port are not detected as interrupts. Similarly, while input on any $\overline{\text{K1i}}$ pin which has had the KliPL bit set to "1" (rising edge) is pulled high, inputs on all other pins of the port are not detected as interrupts.

Figure 10.15 shows a block diagram of the key input interrupt.




Figure 10.15 Key Input Interrupt




Figure 10.16 KIEN Register

10.4 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0, 1). Set the start address of any instruction in the RMADi register. Use the AIER0 and AIER1 bits in the AIER register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL.

The value of the PC that is saved to the stack when an address match interrupt is acknowledged varies depending on the instruction at the address indicated by the RMAD i register (see the paragraph "register saving" for the value of the PC). Not appropriate return address is pushed on the stack. There are two ways to return from the address match interrupt as follows:

- Change the content of the stack and use a REIT instruction.
- Use an instruction such as POP to restore the stack as it was before an interrupt request was acknowledged. And then use a jump instruction.

Table 10.6 lists the value of the PC that is saved to the stack when an address match interrupt is acknowledged.

Figure 10.17 shows the AIER, and RMAD1 to RMAD0 registers.

Table 10.6 Value of PC Saved to Stack when Address Match Interrupt Acknowledged

Address indicated by RMADi register (i=0,1)				PC value saved ⁽¹⁾		
• 16-bit oper	ation code ins	truction				Address indicated by
Instruction	shown below	among 8-bi	t operation co	de instructi	ons	RMADi register + 2
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ.B:S	#IMM8,dest	
STNZ.B:S	#IMM8,dest	STZX.B:S	#IMM81,#IM	M82,dest		
CMP.B:S	#IMM8,dest	PUSHM	src	POPM de	est	
JMPS	#IMM8	JSRS	#IMM8			
MOV.B:S #IMM,dest (However, dest = A0 or A1)						
Instruction	Instructions other than the above			Address indicated by		
						RMADi register + 1

NOTES:

1. See the paragraph "saving registers" for the PC value saved.

Table 10.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt factors	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1




Figure 10.17 AIER Register and RMAD0 to RMAD1 Registers

R8C/13 Group 11. Watchdog Timer

11. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. Figure 11.1 shows the watchdog timer block diagram. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit in the PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to Section 5.3, "Watchdog Timer Reset" for details.

The divide-by-N value for the prescaler can be chosen to be 16 or 128 with the WDC7 bit in the WDC register. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

Watchdog timer period = Prescaler dividing (16 or 128) X Watchdog timer count (32768)

CPU clock

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

Figure 11.2 shows the OFS, the WDC, the WDTR and the WDTS registers. The watchdog timer operation after reset can be selected using the WDTON bit in the option function select register (0FFF₁₆ address).

- When the WDTON bit is "0" (the watchdog timer is started automatically after reset), the watchdog timer and the prescaler both start counting automatically after reset.
- When the WDTON bit is "1" (the watchdog timer is inactive after reset), the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

The WDTON bit can not be changed in a program. When setting the WDTON bit, write "0" into bit 0 of 0FFFF₁₆ address using a flash writer. The watchdog timer is nitialized by writing to the WDTR register and the counting continues.

In stop mode and wait mode, the watchdog timer and the prescaler are stopped. Counting is resumed from the held value when the modes or state are released.




Figure 11.1 Watchdog Timer Block Diagram

R8C/13 Group 11. Watchdog Timer




Figure 11.2 OFS, WDC, WDTR and WDTS Registers

R8C/13 Group 12. Timers

12. Timers

The microcomputer has three 8-bit timers and one 16-bit timer. The three 8-bit timers are Timer X, Timer Y, and Timer Z and each one has an 8-bit prescaler. The 16-bit timer is Timer C and has input capture and output compare. All these timers function independently. The count source for each timer is the operating clock that regulates the timing of timer operations such as counting and reloading.

Table 12.1 lists functional comparison.

Table 12.1 Functional Comparison

Item		Timer X	Timer Y	Timer Z	Timer C
Configuration		8-bit timer	8-bit timer	8-bit timer	16-bit
		with 8-bit	with 8-bit	with 8-bit	free-run
		prescaler	prescaler	prescaler	timer
Count		Down	Down	Down	Up
Count source	ce	•f1	•f1	•f1	•f1
		•f2	•f8	•f2	•f8
		•f8	•fring	•f8	•f32
		•f32	•Input from	•Timer Y	•fRING-fast
			CNTR1 pin	underflow	
Function	Timer mode	provided	provided	provided	not provided
	Pulse output mode	provided	not provided	not provided	not provided
	Event counter mode	provided	provided ⁽¹⁾	not provided	not provided
	Pulse width				
	measurement mode	provided	not provided	not provided	not provided
	Pulse period				
	measurement mode	provided	not provided	not provided	not provided
	Programmable waveform				
	generation mode	not provided	provided	provided	not provided
	Programmable one-shot				
	generation mode	not provided	not provided	provided	not provided
	Programmable wait				
	one-shot generation mode	not provided	not provided	provided	not provided
	Input capture mode	not provided	not provided	not provided	provided
	Output compare mode	not provided	not provided	not provided	provided
Input pin		CNTR ₀	CNTR ₁	ĪNT ₀	TCIN
Output pin		CNTR ₀			CMP00 to CMP02
		CNTR ₀	CNTR ₁	TZOUT	CMP10 to CMP12
Related interrupt		Timer X int	Timer Y int	Timer Z int	Timer C int
		INT1 int	INT2 int	INT0 int	INT3 int
					compare 0 int
					compare 1 int
Timer stop		provided	provided	provided	provided

NOTES:

1. Select the input from the CNTR1 pin as a count source of timer mode.



12.1 Timer X

The Timer X is an 8-bit timer with an 8-bit prescaler. Figure 12.1 shows the block diagram of Timer X. Figures 12.2 and 12.3 show the Timer X-related registers.

The Timer X has five operation modes listed as follows:

• Timer mode: The timer counts an internal count source .

Pulse output mode: The timer counts an internal count source and outputs the pulses

whose polarity is inverted at the timer the timer underflows.

Event counter mode: The timer counts external pulses.

• Pulse width measurement mode: The timer measures an external pulse's pulse width.

• Pulse period measurement mode: The timer measures an external pulse's period.




Figure 12.1 Timer X Block Diagram




Figure 12.2 TXMR Register




Figure 12.3 PREX Register, TX Register, and TCSS Register

12.1.1 Timer Mode

In this mode, the timer counts an internally generated count source (See "Table 12.2 Timer Mode Specifications"). Figure 12.4 shows the TXMR register in timer mode.

Table 12.2 Timer Mode Specifications

Item	Specification		
Count source	f1, f2, f8, f32		
Count operation	Down-count		
	• When the timer underflows, the contents in the reload register is reloaded and the count		
	is contiuned.		
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register		
Count start condition	Write "1" (count start) to TXS bit in TXMR register		
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register		
Interrupt request generation timing	Mhen Timer X underflows [Timer X interruption]		
INT1/CNTR ₀ pin function	Programmable I/O port, or INT1 interrupt input		
CNTR ₀ pin function	Programmable I/O port		
Read from timer	Count value can be read by reading TX register		
	Same applies to PREX register.		
Write to timer	Value written to TX register is written to both reload register and counter.		
	Same applies to PREX register.		




Figure 12.4 TXMR Register in Timer Mode

12.1.2 Pulse Output Mode

In this mode, the timer counts an internally generated count source, and outputs from the CNTR0 pin a pulse whose polarity is inverted each time the timer underflows (See "Table 12.3 Pulse Output mode Specifications"). Figure 12.5 shows TXMR register in pulse output mode.

Table 12.3 Pulse Output Mode Specifications

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	When the timer underflows, the contents in the reload register is reloaded and the count
	is contiuned.
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interruption]
generation timing	
INT1/CNTR ₀ pin function	Pulse output
CNTR ₀ pin function	Programmable I/O port or inverted output of CNTR0
Read from timer	Count value can be read by reading TX register.
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR0 polarity switching function
	Polarity level at starting of pulse output can be selected with R0EDG bit ⁽¹⁾
	Inverted pulse output function
	Inverted pulse of CNTR0 output polarity can be output from the CNTR0 pin
	(selected by TXOCNT bit)

NOTES:

1. The level of the output pulse becomes the level when the pulse output starts when the TX register is written to.




Figure 12.5 TXMR Register in Pulse Output Mode

12.1.3 Event Counter Mode

In this mode, the timer counts an external signal fed to INT1/CNTR0 pin (See "Table 12.4 Event Counter Mode Specifications"). Figure 12.6 shows TXMR register in event counter mode.

Table 12.4 Event Counter Mode Specifications

Item	Specification		
Count source	External signals fed to CNTRo pin (Active edge is selected by program)		
Count operation	Down count		
	When the timer underflows, the contents in the reload register is reloaded and the count		
	is contiuned.		
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register		
Count start condition	Write "1" (count start) to TXS bit in TXMR register		
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register		
Interrupt request	When Timer X underflows [Timer X interrupt]		
generation timing			
INT1/CNTR ₀ pin function	Count source input (INT1 interrupt input)		
CNTR ₀ pin function	Programmable I/O port		
Read from timer	Count value can be read by reading TX register		
	Same applies to PREX register.		
Write to timer	Value written to TX register is written to both reload register and counter.		
	Same applies to PREX register.		
Select function	• INT1/CNTR0 polarity switching function		
	Active edge of count source can be selected with R0EDG.		




Figure 12.6 TXMR Register in Event Counter Mode

12.1.4 Pulse Width Measurement Mode

In this mode, the timer measures the pulse width of an external signal fed to INT1/CNTR0 pin (See "Table 12.5 Pulse Width Measurement Mode Specifications"). Figure 12.7 shows the TXMR register in pulse width measurement mode. Figure 12.8 shows an operation example in pulse width measurement mode.

Table 12.5 Pulse Width Measurement Mode Specifications

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	Continuously counts the selected signal only when the measurement pulse is "H" level,
	or conversely only "L" level.
	When the timer underflows, the contents in the reload register is reloaded and the count
	is contiuned.
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interruption]
generation timing	Rising or falling of CNTR0 input (end of measurement period) [INT1 interrupt]
INT1/CNTR ₀ pin function	Measurement pulse input
CNTR ₀ pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR0 polarity switching function
	"H" or "L" level duration can be selected with R0EDG bit as the input pulse measurement




Figure 12.7 TXMR Register in Pulse Width Measurement Mode




Figure 12.8 Operation Example in Pulse Width Measurement Mode

12.1.5 Pulse Period Measurement Mode

In this mode, the timer measures the pulse period of an external signal fed to INT1/CNTR0 pin (See "Table 12.6 Pulse Period Measurement Mode Specifications"). Figure 12.9 shows the TXMR register in pulse period measurement mode. Figure 12.10 shows an operation example in pulse period measurement mode.

Table 12.6 Pulse Period Measurement Mode Specifications

Item	Specification	
Count source	f1, f2, f8, f32	
Count operation	Down-count	
	After an active edge of measurement pulse is input, contents in the read-out buffer is	
	retained in the first underflow of prescaler X. Then the timer X reloads contents in the	
	reload register in the second underflow of prescaler X and continues counting.	
Count start condition	Write "1" (count start) to TXS bit in TXMR register	
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register	
Interrupt request	When Timer X underflows or reloads [Timer X interrupt]	
generation timing	Rising or falling of CNTR0 input (end of measurement period) [INT1 interrupt]	
INT1/CNTR ₀ pin function	Measurement pulse input ⁽¹⁾ (INT1 interrupt input)	
CNTR ₀ pin function	Programmable I/O port	
Read from timer	Contents in the read-out buffer can be read by reading TX register. The value retained in	
	the read-out buffer is released by reading TX register.	
Write to timer	Value written to TX register is written to both reload register and counter.	
	Same applies to PREX register.	
Select function	INT1/CNTR0 polarity switching function	
	Measurement period of input pulse can be selected with R0EDG bit.	

NOTES:

1. The period of input pulse must be longer than twice the period of prescaler X. Longer pulse for H width and L width than the prescaler X period must be input. If shorter pulse than the period is input to the CNTR0 pin, the input may be disabled.





Figure 12.9 TXMR Register in Pulse Period Measurement Mode



Conditions: A period from one rising edge to the next rising edge of measurement pulse is measured (R0EDG=0) with TX register initial value=0F16.

NOTES:

- 1. The contents of the read-out buffer can be read when the TX register is read in pulse period measurement mode.
- After an active edge of measurement pulse is input, the TXEDG bit in the TXMR register is set to "1" (active edge found) when the prescaler X underflows for the second time.
- 3. The TX register should be read before the next active edge is input after the TXEDG bit is set to "1" (active edge found). The contents in the read-out buffer is retained until the TX register is read. If the TX register is not read before the next active edge is input, the measured result of the previous period is retained.
- When set to "0" by program, use a MOV instruction to write "0" to the TXEDG in the TXMR register. At the same time, write "1" to the TXUND bit.
- 5. When set to "0" by program, use a MOV instruction to write "0" to the TXUND in the TXMR register. At the same time, write "1" to the TXEDG bit.
- 6. The TXUND and TXEDG bits are both set to "1" if the timer underflows and reloads on an active edge simultaneously. In this case, the validity of the TXUND bit should be determined by the contents of the read-out buffer.
- 7. If the CNTR0 active edge is input, when the prescaler X underflow signal is "H" level, its count value is the one of the read buffer. If "L" level, the following count value is the one of the read buffer.

Figure 12.10 Operation Example in Pulse Period Measurement Mode

12.2 Timer Y

Timer Y is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Y Primary and Timer Y Secondary. Figure 12.11 shows a block diagram of Timer Y. Figures 12.12 to 12.14 show the TYZMR, PREY, TYSC, TYPR, TYZOC, PUM, and YCSS registers.

The Timer Y has two operation modes as follows:

- Timer mode: The timer counts an internal count source.
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.




Figure 12.11 Timer Y Block Diagram




Figure 12.12 TYZMR Register




Figure 12.13 PREY Register, TYSC Register, TYPR Register, and TYZOC Register




Figure 12.14 PUM Register and TCSS Register

12.2.1 Timer Mode

In this mode, the timer counts an internally generated count source (see "Table 12.7 Timer Mode Specifications"). An external signal input to the CNTR1 pin can be counted. The TYSC register is unused in timer mode. Figure 12.15 shows the TYZMR and PUM registers in timer mode.

Table 12.7 Timer Mode Specifications

Item	Specification
Count source	f1, f8, fRING, external signal fed to CNTR1 pin
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Y underflows, the contents of the Timer Y primary reload register is reloaded.)
Divide ratio	1/(n+1)(m+1) n: set value in PREY register, m: set value in TYPR register
Count start condition	Write "1" (count start) to TYS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TYS bit in TYZMR register
Interrupt request	When Timer Y underflows [Timer Y interrupt]
generation timing	
INT2/CNTR1 pin function	Programmable I/O port, count source input or INT2 interrupt input
	• When the TYCK1 to TYCK0 bits in the TCSS register are set to "00b", "01b" or "10b"
	(Timer Y count source is f1, f8 or fRING), programmable I/O port or $\overline{\text{INT2}}$ interrupt input
	When the TYCK1 to TYCK0 bits are set to "11b" (Timer Y count source is CNTR1)
	input), count source input (INT2 interrupt input)
Read from timer	Count value can be read out by reading TYPR register.
	Same applies to PREY register.
Write to timer ⁽¹⁾	Value written to TYPR register is written to both reload register and counter or written to
	only reload register. Selected by program.
	Same applies to PREY register.
Select function	Event counter function
	When setting TYCK1 to TYCK0 bits to "112", an external signal fed to CNTR1 pin is
	counted.
	INT2/CNTR1 switching bit
	Active edge of count source is selected by R1EDG bit.


NOTES:

1. The IR bit in the TYIC register is set to "1" (interrupt requested) if you write to the TYPR or PREY register while both of the following conditions are met.


Conditions:

- TYWC bit in TYZMR register is "0" (write to reload register and counter simultaneously)
- TYS bit is "1" (count start)

To write to the TYPR or PREY register in the above state, disable interrupts before writing.



- The IR bit in the INT2IC register may be set to "1" (interrupt requested) when the R1EDG bit is rewritten. Refer to the paragraph 1.2.5 "Changing Interrupt Factor" in the Usage Notes Reference Book.
- 2. When TYS bit= 1 (starts counting), the value set in the TYWC bit is valid. If TYWC bit=0, the timer Y count value is written to both reload register and counter. If TYWC bit=1, the timer Y count value is written to the reload register only. When TYS bit=0 (stops counting), the timer Y count value is written to both reload register and counter regardless of how the TYWC bit is set.






Figure 12.15 TYZMR Register and PUM Register in Timer Mode

12.2.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TYOUT pin is inverted each time the counter underflows, while the values in the TYPR register and TYSC register are counted alternately (see "Table 12.8 Programmable Waveform Generation Mode Specifications"). A counting starts by counting the set value in the TYPR register. Figure 12.16 shows the TYZMR register in programmable waveform generation mode. Figure 12.17 shows the operation example.

Table 12.8 Programmable Waveform Generation Mode Specifications

Item	Specification		
Count source	f1, f8, fRING		
Count operation	Down count		
	• When the timer underflows, it reloads the contents of primary reload register and sec-		
	ondary reload register alternately before continuing counting.		
Output waveform width	Primary period : (n+1)(m+1)/fi		
and period	Secondary period : (n+1)(p+1)/fi		
	Period : (n+1){(m+1)+(p+1)}/fi		
	n: set value in PREY register, m: set value in TYPR register, p: set value in TYSC register		
	fi : Count source frequency		
Count start condition	Write "1" (count start) to TYS bit in TYZMR register		
Count stop condition	Write "0" (count stop) to TYS bit in TYZMR register		
Interrupt request generation timing	In half of count source, after Timer Y underflows during secondary period (at the same		
	time as the CNTR1 output change) [Timer Y interrupt].		
INT2/CNTR1 pin functions	Pulse output		
	Use timer mode when using this pin as a programmable I/O port.		
Read from timer	Count value can be read out by reading TYPR register.		
	Same applies to PREY register ⁽¹⁾ .		
Write to timer	Value written to TYPR register is written to only reload register.		
	Same applies to TYSC register and PREY register ⁽²⁾ .		
Select function	Output level latch select function		
	The output level during primary and secondary periods is selected by the TYOPL bit.		
	Programmable waveform generation output switching function		
	When the TYOCNT bit in the TYZOC register is set to "0", the output from TYOUT is		
	inverted synchronously when Timer Y underflows during the secondary period. And		
	when set to "1", a value in the P3_2 bit is output from TYo∪⊤ synchronously when Timer		
	Y underflows during the secondary period ⁽³⁾ .		

NOTES:

- 1. Even when counting the secondary period, read out the TYPR register.
- The set value in the TYPR register and TYSC register are enabled by writing a value to the TYPR register.The written values are reflected to the waveform output from the next primary period after writing to the TYPR register.
- 3. The TYOCNTbit is enabled in the following timings
 - · When count starts
 - When Timer Y interrupt request is generated

 Therefore, pulse is output from the next primary period depending on the setting value of the TYOCNT bit.




Figure 12.16 TYZMR Register and PUM Register in Programmable Waveform Generation Mode




Figure 12.17 Timer Y Operation Example in Programmable Waveform Generation Mode

12.3 Timer Z

Timer Z is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Z Primary and Timer Z Secondary. Figure 12.18 shows a block diagram of Timer Z. Figures 12.19 to 12.21 show the TYZMR, PREZ, TZSC, TZPR, TYZOC, PUM, and TCSS registers.

Timer Z has the following four operation modes.

- Timer mode: The timer counts internal count source or to count Timer X underflow.
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.
- Programmable one-shot generation mode: The timer outputs one-shot pulse
- Programmable wait one-shot generation mode: The timer outputs delayed one-shot pulse.




Figure 12.18 Timer Z Block Diagram




Figure 12.19 TYZMR Register




Figure 12.20 PREZ Register, TZSC Register, TZPR Register, and TYZOC Register




Figure 12.21 PUM Register and TCSS Register

12.3.1 Timer Mode

In this mode, the timer counts an internally generated count source or Timer Y underflow (see "Table 12.9 Timer Mode Specifications"). The TZSC register is unused in timer mode. Figure 12.22 shows the TYZMR register and PUM register in timer mode.

Table 12.9 Timer Mode Specifications

Item	Specification		
Count source	f1, f2, f8, Timer Y underflow		
Count operation	Down-count		
	When the timer underflows, it reloads the reload register contents before continuing		
	counting (When the Timer Z underflows, the contents of the Timer Z primary reload		
	register is reloaded.)		
Divide ratio	1/(n+1)(m+1) n: set value in PREZ register, m: set value in TZPR register		
Count start condition	Write "1" (count start) to TZS bit in TYZMR register		
Count stop condition	Write "0" (count stop) to TZS bit in TYZMR register		
Interrupt request	When Timer Z underflows [Timer Z interrupt]		
generation timing			
TZOUT pin function	Programmable I/O port		
INTO pin function	Programmable I/O port, or INT0 interrupt input		
Read from timer	Count value can be read out by reading TZPR register.		
	Same applies to PREZ register.		
Write to timer ⁽¹⁾	Value written to TZPR register is written to both reload register and counter or written to		
	reload register only. Selected by program.		
	Same applies to PREZ register.		

NOTES:

1. The IR bit in the TZIC register is set to "1" (interrupt requested) if you write to the TZPR or PREZ register while both of the following conditions are met.

<Conditions>

- TZWC bit in TYZMR register is set to "0" (write to reload register and counter simultaneously)
- TZS bit in TYZMR register is set to "1" (count start)

To write to the TZPR or PREZ register in the above state, disable interrupts before the writing.




Figure 12.22 TYZMR Register and PUM Register in Timer Mode

12.3.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TZOUT pin is inverted each time the counter underflows, while the values in the TZPR register and TZSC register are counted alternately (see "Table 12.10 Programmable Waveform Generation Mode Specifications"). A counting starts by counting the value set in the TZPR register. Figure 12.23 shows TYZMR and PUM registers in this mode. The Timer Z operates in the same way as the Timer Y in this mode. See Figure 12.17 (Timer Y operation ex ample in programmable waveform generation mode).

Table 12.10 Programmable Waveform Generation Mode Specifications

Item	Specification		
Count source	f1, f2, f8, Timer Y underflow		
Count operation	Down-count		
	• When the timer underflows, it reloads the contents of primary reload register and sec-		
	ondary reload register alternately before continuing counting.		
Output waveform width	Primary period : (n+1)(m+1)/fi		
and period	Secondary period : (n+1)(p+1)/fi		
	Period : (n+1){(m+1)+(p+1)}/fi		
	fi : Count source frequency		
	n: Set value in PREZ register, m: Set value in TZPR register, p: Set value in TZSC register		
Count start condition	Write "1" (count start) to the TZS bit in the TYZMR register		
Count stop condition	Write "0" (count stop) to the TZS bit in the TYZMR register		
Interrupt request generation timing	In half of count source, after Timer Z underflows during secondary period (at the same		
	time as the TZout output change) [Timer Z interrupt].		
TZOUT pin function	Pulse output		
	Use timer mode when using this pin as a programmable I/O port.		
INT0 pin functions	Programmable I/O port, or INT0 interrupt input		
Read from timer	Count value can be read out by reading TZPR register.		
	Same applies to PREZ register ⁽²⁾ .		
Write to timer	Value written to TZPR register is written to reload register only.		
	Same applies to TZSC register and PREZ register ⁽³⁾ .		
Select function	Output level latch select function		
	The output level during primary and secondary periods is selected by the TZOPL bit.		
	Programmable waveform generation output switching function		
	The output from TZOUT is inverted synchronously when Timer Z underflows by setting		
	the TZOCNT bit in the TYZOC register to "0". A value in the P3_1 bit is output from the		
	TZOUT by setting to "1" ⁽³⁾ .		

NOTES:

- 1. Even when counting the secondary period, read out the TZPR register.
- 2. The set value in the TZPR register and TZSC register are enabled by writing a value to the TZPR register. The set values are reflected to the waveform output beginning with the next primary period after writing to the Timer Z primary register.
- 3. The TZOCNTbit is enabled in the following timings
 - · When count starts
 - When Timer Z interrupt request is generated

Therefore, pulse is output from the next primary period depending on the setting value of the TZOCNT bit.




Figure 12.23 TYZMR Register and PUM Register in Programmable Waveform Generation Mode

12.3.3 Programmable One-shot Generation Mode

In this mode, upon program command or external trigger input (input to the INT0 pin), the microcomputer outputs the one-shot pulse from the TZOUT pin (see "Table 12.11 Programmable One-shot Generation Mode Specifications"). When a trigger occurs, the timer starts operating from the point only once for a given period equal to the set value in the TZPR register. The TZSC is unused in this mode. Figure 12.24 shows the TYZMR register and PUM register in this mode. Figure 12.25 shows an operation example in this mode.


Table 12.11 Programmable One-shot Generation Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Downcounts set value in TZPR register
	• When the timer underflows, it reloads the contents of reload register before completing
	counting and the TZOS bit is "0".
	• When a count stops, the timer reloads the contents of the reload register before it stops.
One-shot pulse output	(n+1)(m+1)/fi
duration	fi : count source frequency, n: set value in PREZ register, m: set value in TZPR register
Count start condition	• Set TZOS bit in TYZOC register to "1" (start one-shot)(1)
	• Input active trigger to INT0 pin ⁽²⁾
Count stop condition	• When reloading is completed after count value was set to "0016"
	When TZS bit in TYZMR register is set to "0" (stop counting)
	• When TZOS bit in TYZOC register is set to "0" (stop one-shot)
Interrupt request generation timing	In half cycles of count source, after the timer underflows (at the same time as the TZout
	output ends) [Timer Z interrupt].
TZOUT pin function	Pulse output
	Use timer mode when using this pin as a programmable I/O port.
INT0 pin function	Programmable I/O port, INTO interrupt input or external trigger input
	• When the INOSTG bit in the PUM register is set to "0" (INTO one-shot trigger disabled)
	Programmable I/O port or INTO interrupt input
	• When the INOSTG bit in the PUM register is set to "1" (INTO one-shot trigger enabled)
	external trigger (INT0 interrupt input)
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer	Value written to TZPR register is written to reload register only ⁽³⁾ .
	Same applies to PREZ register.
Select function	Output level latch select function
	Output level for one-shot pulse waveform is selected by TZOPL bit.
	• INTO pin one-shot trigger control function and polarity select function
	Trigger input from INTO pin can be set to active or inactive by INOSTG bit. Also, an
NOTES:	active trigger's polarity can be selected by INOSEG bit.

NOTES:

- 1. The TZS bit in the TYZMR register must be set to "1" (start counting).
- 2. The TZS bit must be set to "1" (start counting), the INT0EN bit in the INTEN register to "1" (enabling INT0 input), and the INOSTG bit in the PUM register to "1" (enabling INT0 one-shot trigger).
 - Although the trigger input during counting cannot be acknowledged, the INTO interrupt request is generated.
- 3. The set values are reflected beginning with the next one-shot pulse after writing to the TZPR register.

12.3 Timer (Timer Z) R8C/13 Group



When the TZS bit is set to "0" (count stops), the count value is written to both the reload register and counter.

Timer Y, Z waveform output control register

b7	b6	b5	b4	b3	b2 0	÷) О	Symbol PUM	Address 0084 ₁₆	After reset 0016	
								Bit symbol	Bit name	Function	RW
						i	j.	(b3-b0)	Reserved bit	Must set to "0"	RW
								TYOPL	Timer Y-related bit		RW
		<u> </u>						TZOPL	Timer Z output level latch	O : Outputs "H" level one-shot pulse. Outputs "L" when the timer is stopped. Outputs "L" level one-shot pulse Outputs "H" when the timer is stopped.	RW
	i.							INOSTG	INTO pin one-shot trigger control bit ⁽²⁾	0 : INT0 pin one-shot trigger disabled 1 : INT0 pin one-shot trigger enabled ⁽²⁾	RW
į		 TES:						INOSEG	INTO pin one-shot trigger polarity select bit ⁽¹⁾	0 : Edge trigger at falling edge 1 : Edge trigger at rising edge	RW

- The INOSEG bit is valid only when the INT0PL bit in the INTEN register is set to "0" (one-edge).
 The INOSGT bit must be set to "1" after the INT0EN bit the INOSEG register and the INOSEG bit in the PUM register are set. When setting the INOSTG bit to "1" (INT0 pin one-shot trigger enabled), the INT0F0 and INT0F1 bits in the INT0F register must be set.

The INOSTG bit must be set to "0" (INTO pin one-shot trigger disabled) after the TZS bit in the TYZMR register is set to "0" (count stop).

Figure 12.24 TYZMR Register and PUM Register in Programmable One-shot Generation Mode




Figure 12.25 Operation Example in Programmable One-shot Generation Mode

12.3.4 Programmable Wait One-shot Generation Mode

In this mode, upon program or external trigger input (input to the INTO pin), the microcomputer outputs the one-shot pulse from the TZOUT pin after waiting for a given length of time (see "Table 12.12 Programmable Wait One-shot Generation Mode Specifications"). When a trigger occurs, from this point, the timer starts outputting pulses only once for a given length of time equal to the set value in the TZSC register after waiting for a given length of time equal to the set value in the TZPR register. Figure 12.26 shows the TYZMR and PUM registers in this mode. Figure 12.27 shows an operation example in this mode.


Table 12.12 Programmable Wait One-shot Generation Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Downcounts set value in Timer Z primary
	• When a counting of TZPR register underflows, the timer reloads the contents of TZSC
	register before continuing counting.
	• When a counting of TZSC register underflows, the timer reloads the contents of TZPR
	register before completing counting and the TZOS bit is "0".
	• When a count stops, the timer reloads the contents of the reload register before it stops.
Wait time	(n+1)(m+1)/fi n: set value in PREZ register, m: set value in TZPR register
One-shot pulse output time	(n+1)(p+1)/fi n : set value in PREZ, p: set value in TZSC register
Count start condition	Set TZOS bit in TYZOC register to "1" (start one-shot) ⁽¹⁾
	• Input active trigger to INT0 pin ⁽²⁾
Count stop condition	When reloading is completed after Timer Z underflows during secondary period
	 When TZS bit in TYZMR register is set to "0" (stop counting)
	 When TZOS bit in TYZOC register is set to "0" (stop one-shot)
Interrupt request	In half cycles of count source, after count value at counting TZSC register is set "0016"
generation timing	(at the same time as the TZout output change) [Timer Z interrupt]
TZOUT pin function	Pulse output
	Use timer mode when using this pin as a programmable I/O port.
INT0 pin function	Programmable I/O port, INTO interrupt input or external trigger input
	• When the INOSTG bit in the PUM register is set to "0" (INTO one-shot trigger disabled)
	programmable I/O port or INTO interrupt input
	• When the INOSTG bit in the PUM register is set to "1" (INTO one-shot trigger enabled)
	external trigger (INT0 interrupt input)
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer	Value written to TZPR register and PREZ register are written to reload register only ⁽³⁾ .
	Same applies to TZSC register.
Select function	Output level latch select function
	Output level for one-shot pulse waveform is selected by TZOPL bit.
	• INT0 pin one-shot trigger control function and polarity select function
	Trigger input from $\overline{\text{INT0}}$ pin can be set to active or inactive by INOSTG bit. Also, an
NOTEO	active trigger's polarity can be selected by INOSEG bit.

NOTES:

- 1. The TZS bit in the TYZMR register must be set to "1" (start counting).
- 2. The TZS bit must be set to "1" (start counting), the INT0EN bit in the INTEN register to "1" (enabling INT0 input), and the INOSTG bit in the PUM register to "1" (INT0 one-shot trigger enabled).
 - Although the trigger input during counting cannot be acknowledged, the INTO interrupt request is generated.
- 3. The set values are reflected beginning with the next one-shot pulse after writing to the TZPR register.





NOTES:

Timer Y, Z waveform output control register

b7	b6	b5	b4	b3	Ė	_	_	_	Symbol	Address	After reset	
				0	0	Ľ	0	0	PUM	008416	0016	
		- 1	-		i			Ϊ.				
				- 1					Bit symbol	Bit name	Function	RW
				i.	.j.		i		(b3-b0)	Reserved bit	Must set to "0"	RW
			١.						TYOPL	Timer Y-related bit		RW
				[TZOPL	Timer Z output level latch	O: Outputs "H" level one-shot pulse. Outputs "L" when the timer is stopped. Outputs "L" level one-shot pulse Outputs "H" when the timer is stopped.	RW				
				[INOSTG	INTO pin one-shot trigger control bit ⁽²⁾	0 : INT0 pin one-shot trigger disabled 1 : INT0 pin one-shot trigger enabled ⁽²⁾	RW				
	NOTES:					[INOSEG	INTO pin one-shot trigger polarity select bit ⁽¹⁾	0 : Edge trigger at falling edge 1 : Edge trigger at rising edge	RW		

Figure 12.26 TYZMR Register and PUM Register in Programmable Wait One-shot Generation Mode

^{1.} When the TZS bit is set to "0" (stop counting), the timer reloads the content of the reload register before it stops. Read out the count value before you stop the timer.

^{1.} The INOSEG bit is valid only when the INTOPL bit in the INTEN register is set to "0" (one-edge).
2. The INOSGT bit must be set to "1" after the INTOEN bit the INOSEG register and the INOSEG bit in the PUM register are set.

When setting the INOSTG bit to "1" (INTO pin one-shot trigger enabled), the INTOF0 and INTOF1 bits in the INTOF register must be set

The INOSTG bit must be set to "0" (INTO pin one-shot trigger disabled) after the TZS bit in the TYZMR register is set to "0" (count stop).




Figure 12.27 Operation Example in Programmable Wait One-shot Generation Mode

12.4 Timer C

Timer C is a 16-bit timer. Figure 12.28 shows a block diagram of Timer C. Figure 12.29 shows a block diagram of CMPs waveform generation unit. Figure 12.30 shows a block diagram of CMP waveform output unit.

The Timer C has two modes: input capture mode and output compare mode.

Figures 12.31 shows TC, TM0, TM1, and TCC0 registers. Figure 12.32 shows TCC1 and TCOUT registers.




Figure 12.28 Timer C Block Diagram




Figure 12.29 CMP Waveform Generation Unit




Figure 12.30 CMP Waveform Output Unit




Figure 12.31 TC Register, TM0 Register, TM1 Register, TCC0 Register




Figure 12.32 TCC1 Register and TCOUT Register

12.4.1 Input Capture Mode

This mode uses an edge input to TCIN pin or the fRING128 clock as trigger to latch the timer value and generates an interrupt request. The TCIN input has a digital filter and this prevents an error caused by noise or so on from occurring. Table 12.13 shows specifications in input capture mode. Figure 12.33 shows an operation example of input capture mode.

Table 12.13 Input Capture Mode Specifications

Item	Specification
Count source	f1, f8, f32, fRING-fast
Count operation	Count up
	• Transfer value in TC register to TM0 register at active edge of measurement pulse
	Value in TC register is set to "000016" when a counting stops
Count start condition	TCC00 bit in TCC0 register is set to "1" (count start)
Count stop condition	TCC00 bit in TCC0 register is set to "0" (count stop)
Interrupt request	When active edge of measurement pulse is input [INT3 interrupt] ⁽²⁾
generation timing	When Timer C overflows [Timer C interrupt]
INT3/TCIN pin function	Programmable I/O port or measurement pulse input (INT3 interrupt input)
P10 to P12, P33 to P35	Programmable I/O port
pin function	
Counter value reset timing	When TCC00 bit in TCC0 register is set to "0" (capture disabled)
Read from timer ⁽¹⁾	Count value can be read out by reading TC register.
	• Count value at measurement pulse active edge input can be read out by reading TM0
	register.
Write to timer	Write to TC register and TM0 register is disabled
Select function	• INT3/TCIN polarity select function
	Measurement pulse active edge is selected by TCC03 to TCC04 bits
	Digital filter function
	Digital filter sampling frequency is selected by TCC11 to TCC10 bits
	Trigger select function
	TCIN input or fRING128 is selected by TCC07 bit.

NOTES:

- 1. TC register and TM0 register must be read in 16-bit units.
- 2. The INT3 interrupt is acknowledged by digital filter delay and one count source cycle delay (max.)






Figure 12.33 Operation Example of Timer C in Input Capture Mode

12.4.2 Output Compare Mode

In this mode, an interrupt request is generated when the value of TC register matches the value of TM0 or TM1 register. Table 12.14 shows specifications in output compare mode. Figure 12.34 shows an operation example of output compare mode.

Table 12.14 Output Compare Mode Specifications

Item	Specification
Count source	f1, f8, f32, fRING-fast
Count operation	Count up
	Value in TC register is set to "000016" when a counting stops
Count start condition	TCC00 bit in TCC0 register is set to "1" (count start)
Count stop condition	TCC00 bit in TCC0 register is set to "0" (count stop)
Waveform output start	When "1" (CMP output enabled) is written to TCOUT0 to TCOUT5 bits. (2)
condition	
Waveform output stop	When "0" (CMP output disabled) is written to TCOUT0 to TCOUT5 bits.
condition	
Interrupt request	When a match occurs in compare circuit 0 [compare 0 interrupt]
generation timing	When a match occurs in compare circuit 1 [compare 1 interrupt]
	When Time C overflows [Timer C interrupt]
INT3/TCIN pin function	Programmable I/O port or INT3 interrupt input
P10 to P12 pins and P30 to	Programmable I/O port or CMP output ⁽²⁾
P32 pins function	
Counter value reset timing	When TCC00 bit in TCC0 register is set to "0" (count stop)
Read from timer ⁽¹⁾	Value in compare register can be read out by reading TM0 register and TM1 register.
	Count value can be read out by reading TC register.
Write to timer ⁽¹⁾	Write to TC register is disabled.
	• Values written to TM0 register and TM1 register are stored in compare register at the
	following timings:
	- When TM0 and TM1 registers are written if TCC00 bit is "0" (count stop)
	- When counter overflows if TCC00 bit is "1" (in counting) and TCC12 bit in TCC1
	register is "0" (free-run)
	- When compare 1 matches counter if TCC00 bit is "1" and TCC12 bit is "1" (set TC
	register to "000016" at compare 1 match)
Select function	Timer C counter reload select function
	Counter value in TC register at match occurrence in compare circuit 1 is set or not set
	to "000016" selected by TCC12 bit in TCC1 register.
	Output level at match occurrence in compare circuit 0 can be selected by TCC15 to
	TCC14 bits in TCC1 register. Similarly, output level at match occurrence in compare
	circuit 1 can be selected by TCC17 to TCC16 bits in TCC1 register.
	• Whether output is reversed or not can be selected by TCOUT1 to TCOUT0 bits in
	TCOUT register.

NOTES:

- 1. TC, TM0, and TM1 registers should be accessed in 16-bit units.
- 2. When the corresponding port data is "1", the waveform is output depending on the setting of the registers TCC1 and TCOUT. When the corresponding port data is "0", the fixed level is output (refer to Figure 12.30 CMP Waveform Output Unit.




Figure 12.34 Operation Example of Timer C in Output Compare Mode

13. Serial Interface

Serial interface is configured with two channels: UART0 to UART1. UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 13.1 shows a block diagram of UARTi (i=0, 1). Figure 13.2 shows a block diagram of the UARTi transmit/receive.

UART0 has two modes: clock synchronous serial I/O mode, and clock asynchronous serial I/O mode (UART mode).

UART1 has only one mode, clock asynchronous serial I/O mode (UART mode).

Figures 13.3 to 13.5 show the UARTi-related registers.




Figure 13.1 UARTi (i=0, 1) Block Diagram




Figure 13.2 UARTi Transmit/Receive Unit





Figure 13.3 U0TB and U1TB Registers, U0RB and U1RB Registers, and U0BRG and U1BRG Registers



- 2. For the U1MR register, the SMD2 to SMD0 bits must not be set except the followings: "0002", "1002", "1012", or "1102".
- 3. Must set the CKDIR bit to "0" (internal clock) in UART1.

UARTi transmit/receive control register 0 (i=0, 1)




Figure 13.4 U0MR and U1MR Registers and U0C0 and U1C0 Registers




Figure 13.5 U0C1 and U1C1 Registers and UCON Register

13.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. This mode can be selected with UART0. Table 13.1 lists the specifications of the clock synchronous serial I/O mode. Table 13.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 13.1 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• CKDIR bit in U0MR register is set to "0" (internal clock): fi/(2(n+1))
	fi=f1SIO, f8SIO, f32SIO n=setting value in UiBRG register: 0016 to FF16
	• CKDIR bit is set to "1" (external clock): input from CLK0 pin
Transmission start condition	Before transmission can start, the following requirements must be met ⁽¹⁾
	 TE bit in U0C1 register is set to "1" (transmission enabled)
	 TI bit in U0C1 register is set to "0" (data present in U0TB register)
Reception start condition	Before reception can start, the following requirements must be met ⁽¹⁾
	 RE bit in U0C1 register is set to "1" (reception enabled)
	 TE bit in U0C1 register is set to "1" (transmission enabled)
	- TI bit in U0C1 register is set to "0" (data present in the U0TB register)
Interrupt request	• For transmission, one of the following conditions can be selected
generation timing	 U0IRS bit is set to "0" (transmit buffer empty): when transferring data from
	U0TB register to UART0 transmit register (at start of transmission)
	- U0IRS bit is set to "1" (transfer completed): when serial interface finished sending
	data from UARTi transmit register
	For reception
	When transferring data from the UART0 receive register to the U0RB register (at
	completion of reception)
Error detection	• Overrun error ⁽²⁾
	This error occurs if serial interface started receiving the next data before reading the
	U0RB register and received the 7th bit of the next data
Select function	CLK polarity selection
	Transfer data I/O can be chosen to occur synchronously with the rising or
	the falling edge of the transfer clock
	• LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected
	Continuous receive mode selection
	Reception is enabled immediately by reading the U0RB register
NOTES:	reseption to original minimalitation by reading the dotto regioner

NOTES:

- 1. When an external clock is selected, the conditions must be met while if the U0C0 register0 CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U0C0 register is set to "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- 2. If an overrun error occurs, the value of U0RB register will be indeterminate. The IR bit of S0RIC register does not change.

Table 13. 2 Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function
U0TB	0 to 7	Set transmission data
U0RB	0 to 7	Reception data can be read
	OER	Overrun error flag
U0BRG	0 to 7	Set a bit rate
U0MR	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
U0C0	CLK1 to CLK0	Select the count source for the U0BRG register
	TXEPT	Transmit register empty flag
	NCH	Select TxD0 pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
U0C1	TE	Set this bit to "1" to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
UCON	U0IRS	Select the source of UART0 transmit interrupt
	U0RRM	Set this bit to "1" to use continuous receive mode
	TXDISEL	Set to "0"
	TXDIEN	Set to "0"

NOTES:

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

Table 13.3 lists the functions of the I/O pins during clock synchronous serial I/O mode. Note that for a period from when the UARTO operation mode is selected to when transfer starts, the TxD0 pin outputs an "H". (If the NCH bit is set to "1"(N-channel open-drain output), this pin is in high-impedance state.)

Table 13.3 Pin Functions

Pin name	Function	Method of selection
TxD0 (P14)	Serial data output	(Outputs dummy data when performing reception only)
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (P1s can be used as an input port when performing transmission only)
CLK0	Transfer clock output	U0MR register CKDIR bit=0
(P16)	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0




Figure 13.6 Transmit and Receive Operation

13.1.1 Polarity Select Function

Figure 13.7 shows the polarity of the transfer clock. Use the CKPOL bit in the U0C0 register to select the transfer clock polarity.




Figure 13.7 Transfer Clock Polarity

13.1.2 LSB First/MSB First Select Function

Figure 13.8 shows the transfer format. Use the UFORM bit in the U0C0 register to select the transfer format.




Figure 13.8 Transfer Format

13.1.3 Continuous Receive Mode

Continuous receive mode is held by setting setting the U0RRM bit in the UCON register to "1" (enables continuous receive mode). In this mode, reading the U0RB register sets the TI bit in the U0C1 register to "0"(data in the U0TB register). When the U0RRM bit is set to "1", do not write dummy data to tge U0TB register in a program.

13.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired bit rate and transfer data format. Tables 13.4 lists the specifications of the UART mode. Table 13.5 lists the registers and settings for UART mode.

Table 13.4 UART Mode Specifications

Item	Specification
Transfer data format	Character bit (transfer data): selectable from 7, 8 or 9 bits
	Start bit: 1 bit
	Parity bit: selectable from odd, even, or none
	Stop bit: selectable from 1 or 2 bits
Transfer clock	• UiMR(i=0, 1) register CKDIR bit = 0 (internal clock) : fj/(16(n+1))
	fj=f1SIO, f8SIO, f32SIO n=setting value in UiBRG register: 0016 to FF16
	CKDIR bit = "1" (external clock) : fEXT/(16(n+1))
	fext: input from CLKi pin n=setting value in UiBRG register: 0016 to FF16
Transmission start condition	Before transmission can start, the following requirements must be met
	- TE bit in UiC1 register= 1 (transmission enabled)
	TI bit in UiC1 register = 0 (data present in UiTB register)
Reception start condition	Before reception can start, the following requirements must be met
	RE bit in UiC1 register= 1 (reception enabled)
	- Start bit detection
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	 UilRS bit = 0 (transmit buffer empty): when transferring data from UiTB register to UARTi transmit register (at start of transmission)
	- UilRS bit =1 (transfer completed): when serial interface finished sending data from
	UARTi transmit register
	For reception
	When transferring data from UARTi receive register to UiRB register (at completion
	of reception)
Error detection	Overrun error ⁽¹⁾
	This error occurs if serial interface started receiving the next data before reading
	UiRB register and received the bit one before the last stop bit of the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and character
	bits does not match the number of 1's set
	Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered
Select function	• TxD10, RxD1 selection (UART)
	P37 pin can be used as RxD1 pin or TxD10 pin in UART1. Select by a program.
	TxD11 pin selection (UART1)
	P00 pin can be used as TxD11 pin in UART1 or port P00. Select by a program.

NOTES:



^{1.} If an overrun error occurs, the value of U0RB register will be indeterminate. The IR bit in the S0RIC register does not change.

Table 13.5 Registers to Be Used and Settings in UART Mode

Register	Bit	Function
UiTB	0 to 8	Set transmission data ⁽¹⁾
UiRB	0 to 8	Reception data can be read ⁽¹⁾
	OER,FER,PER,SUM	Error flag
UiBRG	0 to 7	Set a bit rate
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long
		Set these bits to '1012' when transfer data is 8 bits long
		Set these bits to '1102' when transfer data is 9 bits long
	CKDIR	Select the internal clock or external clock ⁽²⁾
	STPS	Select the stop bit
	PRY, PRYE	Select whether parity is included and whether odd or even
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	TXEPT	Transmit register empty flag
	NCH	Select TxDi pin output mode
	CKPOL	Set to "0"
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this
		bit to "0" when transfer data is 7 or 9 bits long.
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM	Set to "0"
	TXD1SEL	Select output pin for UART1 transfer data
	TXD1EN	Select TxD10 or RxD1 to be used

NOTES:

- 1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
- 2. An external clock can be selected in UART0 only.

Table 13.6 lists the functions of the I/O pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the NCH bit is set to "1"(N-channel open-drain output), this pin is in high-impedance state.)

Table 13.6 I/O Pin Functions

Pin name	Function	Method of selection
TxD0 (P14)	Serial data output	(Cannot be used as a port when performing reception only)
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (Can be used as an input port when performing transmission only)
CLK ₀ (P1 ₆)	Programmable I/O port	U0MR register CKDIR bit=0
	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0
TxD10/RxD1	Serial data output	TXD1EN=1
(P37)	Serial data input	TXD1EN=0, PD3 register PD3_7 bit=0
TxD11 (P00)	Serial data output	Serial data output, TXD1SEL=1




Figure 13.9 Transmit Operation




Figure 13.10 Receive Operation

13.2.1 TxD10/RxD1 Select Function (UART1)

P37 can be used as TxD10 output pin or RxD1 input pin by selecting with the TXD1EN bit in the UCON register. P37 is used as TxD10 output pin if the TXD1EN bit is set to "1" (TxD10) and used as RxD1 input pin if set to "0" (RxD1).

13.2.2 TxD11 Select Function (UART1)

P00 can be used as TxD11 output pin or a port by selecting with the TXD1SEL bit in the UCON register. P00 is used as TxD11 output pin if the TXD1SEL bit is set to "1" (TxD11) and used as an I/O port if set to "0" (P00).

13.2.3 Bit Rate

Divided-by-16 of frequency by the UiBRG (i=0 to 1) register in UART mode is a bit rate.

<UART Mode>
• When selecting internal clock
Setting value to the UiBRG register =

| fj | Bit Rate X 16 | -1 |

fj : Count source frequency of the UiBRG register (f1SIO, f8SIO and f32SIO)

fEXT: Count source frequency of the UiBRG register (external clock)

Figure 13.11 Calculation Formula of UiBRG (i=0 to 1) Register Setting Value

Table 13.7 Bit Rate Setting Example in UART Mode

Bit Rate	BRG	Syste	em Clock = 20	MHz	Syst	tem Clock = 8N	ЛHz
(bps)	Count Source	BRG Setting Value	Actual Time(bps)	Error(%)	BRG Setting Value	Actual Time(bps)	Error(%)
1200	f8	129 (8116)	1201.92	0.16	51 (3316)	1201.92	0.16
2400	f8	64 (4016)	2403.85	0.16	25 (1916)	2403.85	0.16
4800	f8	32 (2016)	4734.85	-1.36	12 (0C ₁₆)	4807.69	0.16
9600	f1	129 (8116)	9615.38	0.16	51 (3316)	9615.38	0.16
14400	f1	86 (5616)	14367.82	-0.22	34 (2216)	14285.71	-0.79
19200	f1	64 (4016)	19230.77	0.16	25 (1916)	19230.77	0.16
28800	f1	42 (2A ₁₆)	29069.77	0.94	16 (1016)	29411.76	2.12
31250	f1	39 (2716)	31250.00	0.00	15 (0F ₁₆)	31250.00	0.00
38400	f1	32 (2016)	37878.79	-1.36	12 (0C ₁₆)	38461.54	0.16
51200	f1	23 (1716)	52083.33	1.73	9 (0916)	50000.00	-2.34

R8C/13 Group 14. A/D Converter

14. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. The analog inputs share the pins with P00 to P07 and P10 to P13. Therefore, when using these pins, make sure the corresponding port direction bits are set to "0" (input mode).

When not using the A/D converter, set the VCUT bit to "0" (Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The result of A/D conversion is stored in the AD register.

Table 14.1 shows the performance of the A/D converter. Figure 14.1 shows a block diagram of the A/D converter, and Figures 14.2 and 14.3 show the A/D converter-related registers.

Table 14.1 Performance of A/D converter

Item	Performance		
Method of A/D conversion	Successive approximation (capacitive coupling amplifier)		
Analog input voltage ⁽¹⁾	0V to Vref		
Operating clock $\phi AD^{(2)}$	AVCC = 5V fAD, divide-by-2 of fAD, divide-by-4 of fAD		
	AVCC = 3V divide-by-2 of fAD, divide-by-4 of fAD		
Resolution	8-bit or 10-bit (selectable)		
Integral nonlinearity error	AVcc = Vref = 5V		
	• 8-bit resolution ±2 LSB		
	• 10-bit resolution ±3 LSB		
	AVcc = Vref = 3.3 V		
	• 8-bit resolution ±2 LSB		
	• 10-bit resolution ±5 LSB		
Operating modes	One-shot mode and repeat mode ⁽³⁾		
Analog input pins	12 pins (AN ₀ to AN ₁₁)		
A/D conversion start condition	ADST bit in ADCON0 register is set to "1" (A/D conversion starts)		
Conversion speed per pin	Without sample and hold function		
	8-bit resolution: 49 \$\phiAD\$ cycles, 10-bit resolution: 59 \$\phiAD\$ cycles		
	With sample and hold function		
	8-bit resolution: 28 \$\phiAD\$ cycles, 10-bit resolution: 33 \$\phiAD\$ cycles		

NOTES:

- 1. Does not depend on use of sample and hold function.
- 2. The frequency of ϕAD must be 10 MHz or less.

When AVcc is less than 4.2V, \$\phi_AD\$ must be fAD/2 or less by dividing fAD.

Without sample and hold function, the \$\phiAD\$ frequency should be 250 kHz or more.

With the sample and hold function, the ϕAD frequency should be 1 MHz or more.

3. In repeat mode, only 8-bit mode can be used.



R8C/13 Group 14. A/D Converter




Figure 14.1 A/D Converter Block Diagram

R8C/13 Group 14. A/D Converter

AD control register 0 th	Symbol ADCON		After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select bit	See Note 4.	RW
	CH1			RW
	CH2			RW
	MD	AD operation mode select bit ⁽²⁾	0 : One-shot mode 1 : Repeat mode	RW
	ADGSEL0	AD input group select bit ⁽⁴⁾	0: Port P0 group selected (ANo to AN7) 1: Port P1 group selected (AN8 to AN11)	RW
	(b5)	Reserved bit	Set to "0"	RW
	ADST	A/D conversion start flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
NOTES:	CKS0	Frequency select bit 0 ⁽³⁾	0 : fAD/4 is selected 1 : fAD/2 is selected	RW

- 1. If the ADCON register is rewritten during A/D conversion, the conversion result is indeterminate.
 2. When changing A/D operation mode, set analog input pin again.
 3. This bit is valid when the CKS1 bit in the ADCON1 register is set to "0".
 4. The analog input pin can be selected by a combination of the CH2 to CH0 bits and ADGSEL0 bit as follows:

CH2 to CH0	ADGSEL0=0	ADGSEL0=1
0002	AN ₀	
0012	AN ₁	Avoid these settings
0102	AN ₂	Settings
0112	AN ₃	
1002	AN4	AN8
1012	AN ₅	AN ₉
1102	AN ₆	AN10
1112	AN ₇	AN ₁₁

AD control register 1⁽¹⁾

b7 b6		b4	b3	b2 0	b1 0	ьо О	Symbo ADCO		After reset 0016	
		į					Bit symbol	Bit name	Function	RW
				į	<u>!</u> .		(b2-b0)	Reserved bit	Set to "0"	RW
			1				BITS	8/10-bit mode select bit ⁽²⁾	0 : 8-bit mode 1 : 10-bit mode	RW
		Ĺ					CKS1	Frequency select bit 1 ⁽³⁾	0 : CKS0 bit in ADCON0 register is valid 1 : faD is selected	RW
	į.						VCUT	Vref connect bit ⁽⁴⁾	0 : Vref not connected 1 : Vref connected	RW
NO	TES						(b6-b7)	Reserved bit	Set to "0"	RW

- If the ADCON1 register is rewritten during A/D conversion, the conversion result is indeterminate.
 In repeat mode, the BITS bit must be set to "0" (8-bit mode).
 The φAD frequency must be 10 MHz or less.

- 4. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A/D

Figure 14.2 ADCON0 Register and ADCON1 Register

R8C/13 Group 14. A/D Converter




Figure 14.3 ADCON2 Register and AD Register

R8C/13 Group 14.1 One-shot mode


14.1 One-shot Mode

In one-shot mode, the input voltage on one selected pin is A/D converted once. Table 14.2 lists the specifications of one-shot mode. Figure 14.4 shows the ADCON0 and ADCON1 registers in one-shot mode.

Table 14.2 One-shot Mode Specifications

Item	Specification		
Function	Input voltage on one pin selected by CH2 to CH0 and ADGSEL0 bit is A/D		
	converted once.		
Start condition	Set ADST bit to "1"		
Stop condition	Completion of A/D conversion (ADST bit is set to "0")		
	• Set ADST bit to "0"		
Interrupt request generation timing	End of A/D conversion		
Input pin	One of AN ₀ to AN ₁₁ , as selected		
Reading of result of A/D converter	Read AD register		


R8C/13 Group 14. One-shot mode



- 1. If the ADCON0 register is rewritten during A/D conversion, the conversion result is indeterminate.
- 2. When changing A/D operation mode, set analog input pin again.
- 3. This bit is valid when the CKS1 bit in the ADCON1 register is set to "0".
- 4. The analog input pin can be selected by a combination of the CH2 to CH0 bits and ADGSEL0 bit as follows:

CH2 to CH0	ADGSEL0=0	ADGSEL0=1
0002	AN ₀	
0012	AN1	Avoid these settings
0102	AN ₂	Journa
0112	AN ₃	
1002	AN4	AN8
1012	AN ₅	AN ₉
1102	AN ₆	AN10
1112	AN ₇	AN ₁ 1

AD control register 1(1)



- 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result is indeterminate.
- 2. The φAD frequency must be 10MHz or less.
- 3. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A/D conversion.

Figure 14.4 ADCON0 Register and ADCON1 Registers in One-shot Mode

R8C/13 Group 14.2 Repeat mode


14.2 Repeat Mode

In repeat mode, the input voltage on one selected pin is A/D converted repeatedly. Table 14.3 lists the specifications of repeat mode. Figure 14.5 shows the ADCON0 and ADCON1 registers in repeat mode.

Table 14.3 Repeat Mode Specifications

Item	Specification	
Function	Input voltage on one pin selected by CH2 to CH0 and ADGSEL0 bits is A/D	
	converted repeatedly	
Start condition	Set ADST bit to "1"	
Stop condition	Set ADST bit to "0"	
Interrupt request generation timing	None generated	
Input pin	One of ANo to AN11, as selected	
Reading of result of A/D converter	Read AD register	

R8C/13 Group 14.2 Repeat mode



- 1. If the ADCON0 register is rewritten during A/D conversion, the conversion result is indeterminate.
- When changing A/D operation mode, set analog input pin again.
 This bit is valid when the CKS1 bit in the ADCON1 register is set to "0".
- 4. The analog input pin can be selected by a combination of the CH2 to CH0 bits and ADGSEL0 bit as follows:

CH2 to CH0	ADGSEL0=0	ADGSEL0=1
0002	AN ₀	
0012	AN1	Avoid these settings
0102	AN ₂	settings
0112	ANз	
1002	AN4	AN8
1012	AN ₅	AN ₉
1102	AN ₆	AN ₁₀
1112	AN ₇	AN ₁ 1

AD control register 1⁽¹⁾

0 0		Symbo ADCO		After reset 0016	
]	Bit symbol	Bit name	Function	RW
		(b2-b0)	Reserved bit	Set to "0"	RW
		BITS	8/10-bit mode select bit ⁽²⁾	0 : 8-bit mode	RW
		CKS1	Frequency select bit 1 ⁽³⁾	0 : CKS0 bit in ADCON0 register is valid 1 : fAD is selected	RW
		VCUT	Vref connect bit ⁽⁴⁾	1 : Vref connected	RW
NC	DTES:	(b6-b7)	Reserved bit	Set to "0"	RW

- 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result is indeterminate.
- 2. In repeat mode, the BITS bit must be set to "0" (8-bit mode).
- 3. The fAD frequency must be 10 MHz or less.
- 4. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A/D

Figure 14.5 ADCON0 Register and ADCON1 Register in Repeat Mode

14.3 Sample and Hold

If the SMP bit in the ADCON2 register is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ØAD cycles for 8-bit resolution or 33 ØAD cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A/D conversion.

When performing the A/D conversion, charge the comparator capacitor inside the microcomputer. Figure 14.6 shows the A/D conversion timing diagram.




Figure 14.6 A/D Conversion Timing Diagram

14.4 A/D conversion cycles

Figure 14.7 shows the A/D conversion cycles.




Figure 14.7 A/D Conversion Cycles

14.5 Internal Equivalent Circuit of Analog Input

Figure 14.8 shows the internal equivalent circuit of analog input.




Figure 14.8 Internal Equivalent Circuit to Analog Input

14.6 Inflow Current Bypass Circuit

Figure 14.9 shows the configuration of the inflow current bypass circuit, figure 14.10 shows the example of an inflow current bypass circuit where VCC or more is applied.




Figure 14.9 Configuration of the Inflow Current Bypass Circuit




Figure 14.10 Example of an Inflow Current Bypass Circuit where Vcc or More is Applied

14.7 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 14.11 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, microcomputer's internal resistance be R, precision (error) of the A/D converter be X, and the A/D converter's resolution be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC = VIN
$$\{1 - e^{-\frac{1}{C(R0 + R)}t}\}$$

And when t = T, $VC=VIN - \frac{X}{Y}VIN = VIN(1 - \frac{X}{Y})$

$$e^{-\frac{1}{C(R0 + R)}T} = \frac{X}{Y}$$

$$-\frac{1}{C(R0 + R)}T = In \frac{X}{Y}$$

Hence, R0 = $-\frac{T}{C \cdot In \frac{X}{Y}} - R$

Figure 14.11 shows analog input pin and external sensor equivalent circuit. When the difference between VIN and VC becomes 0.1 LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN – (0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1 LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1 LSB. When f(XIN) = 10 MHz, T = 0.25 μ s in the A/D conversion mode with sample & hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A/D converter turns out to be approximately 7.3 k Ω .




Figure 14.11 Analog Input Pin and External Sensor Equivalent Circuit

15. Programmable I/O Ports

15.1 Description

The programmable input/output ports (hereafter referred to as "I/O ports") consist of 22 lines P0, P1, P30 to P33, P37, and P45. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. The port P1 allows the drive capacity of its N-channel output transistor to be set as necessary. The port P1 can be used as LED drive port if the drive capacity is set to "HIGH".

P46 and P47 can be used as an input only port if the main clock oscillation circuit is not used.

Figures 15.1 to 15.5 show the I/O ports. Figure 15.6 shows the I/O pins.

Each pin functions as an I/O port or a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

15.1.1 Port Pi Direction Register (PDi Register, i = 0, 1, 3, 4)

Figure 15.7 shows the PDi register.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

15.1.2 Port Pi Register (Pi Register, i = 0 to 4)

Figure 15.8 shows the Pi register.

Data I/O to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

15.1.3 Pull-up Control Register 0, Pull-up Control Register 1 (PUR0 and PUR1 Registers)


Figure 15.9 shows the PUR0 and PUR1 registers.

The PUR0 and PUR1 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

15.1.4 Port P1 Drive Capacity Control Register (DRR Register)

Figure 15.9 shows the DRR register.

The DRR register is used to control the drive capacity of the port P1 N-channel output transistor. The bits in this register correspond one for one to each port.








Figure 15.1 Programmable I/O Ports (1)




Figure 15.2 Programmable I/O Ports (2)




Figure 15.3 Programmable I/O Ports (3)




Figure 15.4 Programmable I/O Ports (4)




Figure 15.5 Programmable I/O Port (5)





Figure 15.6 I/O Pins



- 1. The PD0 register must be written to by the next instruction after setting the PRC2 bit in the PRCR register to "1" (write enabled).
- 2. Bits PD3 4 to PD3 6 in the PD3 register are unavailable on this MCU. If it is necessary to set bits PD3_4 to PD3_6, set to "0" (input mode). When read, the content is indeterminate.
- 3. Bits PD4_0 to PD4_4, PD4_6 and PD4_7 in the PD4 register are unavailable on this MCU. If it is necessary to set bits PD4_0 to PD4_4, PD4_6 and PD4_7, set to "0" (input mode). When read, the content is indeterminate.

Figure 15.7 PD0 Register, PD1 Register, PD3 Register, and PD4 Register




Figure 15.8 P0 Register to P4 Register

^{2.} Bits P4 0 to P4 4 in the P4 register are unavailable on this MCU. If it is necessary to set bits P4 0 to P4 4, set to "0" ("L" level). When read, the content is indeterminate.




Figure 15.9 PUR0 Register, PUR1 Register, and DRR Register

15.2 Port setting

Table 15.1 to Table 15.23 list the port setting.

Table 15.1 Port P00/AN7/TxD11 Setting

Register	PD0	PUR0	ADCON0	UCON	U1MR	U1C0	
Bit	PD0_0	PU00	CH2, CH1, CH0,	TXD1SEL SMD2,		NCH	Function
Dit	1 00_0	1 000	ADGSEL0	INDIOLL	SMD0	11011	
			2000	X	002		
	0	0	XXXX	0	XX	X	Input port (not pulled up)
		_		Х	002	.,	
	0	1	XXXX	0	XX	X	Input port (pulled up)
	_	_		Х	002		A/D input (AN7)
0.00	0	0	11102	0	XX	X	
Setting value				Х	002	.,	_
	1	X	XXXX	0	XX	X	Output port
				_	1X		
	X	X	XXXX	1	X1	0	TxD11
	.,		2000/		1X		- - - - - - - - - -
	X	0	XXXX	1	X1	1	TxD11, N-channel open output

X: "0" or "1"

Table 15.2 Port P01/AN6 Setting

Register	PD0	PUR0	ADCON0	Function		
Bit	PD0_1	PU00	CH2, CH1, CH0, ADGSEL0	Function		
	0	0	XXXX	Input port (not pulled up)		
Cotting value	0	1	XXXX	Input port (pulled up)		
Setting value	0	0	11002	A/D input (AN6)		
	1	Х	XXXX	Output port		

X: "0" or "1"

Table 15.3 Port P02/AN5 Setting

Register	PD0	PUR0	ADCON0	Fination			
Bit	PD0_2	PU00	CH2, CH1, CH0, ADGSEL0	Function			
	0	0	XXXX	Input port (not pulled up)			
Catting	0	1	XXXX	Input port (pulled up)			
Setting value	0	0	10102	A/D input (AN ₅)			
	1	Х	XXXX	Output port			

X: "0" or "1"

Table 15.4 Port P03/AN4 Setting

Register	PD0	PUR0	ADCON0	Function		
Bit	PD0_3	PU00	CH2, CH1, CH0, ADGSEL0	Function		
	0	0	XXXX	Input port (not pulled up)		
Cotting value	0	1	XXXX	Input port (pulled up)		
Setting value	0	0	10002	A/D input (AN4)		
	1	Х	XXXX	Output port		






Table 15.5 Port P04/AN3 Setting

Register	PD0	PUR0	ADCON0	Frantisa		
Bit	PD0_4	PU01	CH2, CH1, CH0, ADGSEL0	Function		
	0	0	XXXX	Input port (not pulled up)		
Catting value	0	1	XXXX	Input port (pulled up)		
Setting value	0	0	01102	A/D input (AN3)		
	1	Х	XXXX	Output port		

X: "0" or "1"

Table 15.6 Port P05/AN2 setting

Register	PD0	PUR0	ADCON0	Function		
Bit	PD0_5	PU01	CH2, CH1, CH0, ADGSEL0	Function		
	0	0	XXXX	Input port (not pulled up)		
Catting value	0	1	XXXX	Input port (pulled up)		
Setting value	0	0	01002	A/D input (AN2)		
	1	Х	XXXX	Output port		

X: "0" or "1"

Table 15.7 Port P06/AN1 Setting

Register	PD0	PUR0	ADCON0	Function	
Bit	PD0_6	PU01	CH2, CH1, CH0, ADGSEL0		
	0	0	XXXX	Input port (not pulled up)	
Cotting value	0	1	XXXX	Input port (pulled up)	
Setting value	0	0	00102	A/D input (AN1)	
	1	Χ	XXXX	Output port	

X: "0" or "1"

Table 15.8 Port P07/ANo Setting

Register	PD0	PUR0	ADCON0	Eupotion		
Bit	PD0_7	PU01	CH2, CH1, CH0, ADGSEL0	Function		
	0	0	XXXX	Input port (not pulled up)		
Catting value	0	1	XXXX	Input port (pulled up)		
Setting value	0	0	00002	A/D input (ANo)		
	1	Х	XXXX	Output port		

X: "0" or "1"

Table 15.9 Port P10/KI0/AN8/CMP00 Setting

	<u> </u>										
Register	PD1	PUR0	DRR	KIEN	ADCON0	TCOUT					
D:4	DD4 0	DLIGO	DDDO	KIOEN	CH2, CH1, CH0,	TOOLITO	Function				
Bit	ט_ו'טאן	PU02	טאאט		ADGSEL0	TCOUT0					
	0	0	Х	Х	XXXX	0	Input port (not pulled up)				
	0	1	Х	Х	XXXX	0	Input port (pulled up)				
	0	0	Х	1	XXXX	0	Klo input				
Setting value	0	0	Х	Χ	10012	0	A/D input (AN8)				
Setting value	1	Х	0	Χ	XXXX	0	Output port				
	1	Х	1	Х	XXXX	0	Output port (High drive)				
	Χ	Χ	0	Χ	XXXX	1	CMP00 output				
	Х	Х	1	Х	XXXX	1	CMP00 output (High drive)				

Table 15.10 Port P11/KI1/AN9/CMP01 Setting

Register	PD1	PUR0	DRR	KIEN	ADCON0	TCOUT	
Bit	PD1 1	PU02	DRR1	KI1EN	CH2, CH1, CH0,	TCOUT1	Function
		1 002	Diaki	I CITE I	ADGSEL0	100011	
	0	0	Х	Χ	XXXX	0	Input port (not pulled up)
	0	1	Х	Χ	XXXX	0	Input port (pulled up)
	0	0	Х	1	XXXX	0	KI1 input
Setting value	0	0	Х	Χ	10112	0	A/D input (AN9)
Joening value	1	Χ	0	Χ	XXXX	0	Output port
	1	Х	1	Χ	XXXX	0	Output port (High drive)
	Х	Χ	0	Χ	XXXX	1	CMP01 output
	Х	Х	1	Χ	XXXX	1	CMP01 output (High drive)

X: "0" or "1"

Table 15.11 Port P12/KI2/AN10/CMP02 Setting

Register	PD1	PUR0	DRR	KIEN	ADCON0	TCOUT	
Dit	DD4 2	חווחם	DDDa	KI2EN	CH2, CH1, CH0,	TCOLITA	Function
Bit	PD1_2	PU02	DKK2		ADGSEL0	TCOUT2	
	0	0	Х	Χ	XXXX	0	Input port (not pulled up)
	0	1	Х	Χ	XXXX	0	Input port (pulled up)
	0	0	Х	1	XXXX	0	KI2 input
Setting value	0	0	Х	Χ	11012	0	A/D input (AN ₁₀)
Octaing value	1	Х	0	Χ	XXXX	0	Output port
	1	Χ	1	Χ	XXXX	0	Output port (High drive)
	Х	Х	0	Χ	XXXX	1	CMP02 output
	Х	Х	1	Χ	XXXX	1	CMP02 output (High drive)

X: "0" or "1"

Table 15.12 Port P13/KI3/AN11 Setting

Register	PD1	PUR0	DRR	KIEN	ADCON0	Function
Bit	PD1_3	PU02	DRR3	KI3EN	CH2, CH1, CH0, ADGSEL0	Function
	0	0	Х	Х	XXXX	Input port (not pulled up)
	0	1	Х	X	XXXX	Input port (pulled up)
Cotting value	0	0	Х	1	XXXX	KI3 input
Setting value	0	0	Х	Х	11112	A/D input (AN11)
	1	Χ	0	Х	XXXX	Output port
	1	Χ	1	Х	XXXX	Output port (High drive)

Table 15.13 Port P14/TxD0 Setting

Register	PD1	PUR0	DRR	U0MR	U0C0	F ation
Bit	PD1_4	PU03	DRR4	SMD2, SMD0	NCH	Function
	0	0	Х	002	Х	Input port (not pulled up)
	0	1	X	002	Х	Input port (pulled up)
	1	Х	0	002	Х	Output port
	1	Х	1	002	Х	Output port (High drive)
	.,	Х	0	X1		TxDo output, CMOS output
Catting value	Х			1X	0	
Setting value	.,	.,	1	X1	_	TxDo output, CMOS output (High drive)
	Х	X		1X	0	
	.,	.,	_	X1		
	X	X	0	1X	1	TxDo output, N-channel open output
	.,	.,		X1		
	Х	Х	1	1X	1	TxDo output, N-channel open output (High drive)

X: "0" or "1"

Table 15.14 Port P15/RxD0 Setting

Register	PD1	PUR0	DRR	Francisco.		
Bit	PD1_5	PU03	DRR5	Function		
	0	0	Х	Input port (not pulled up)		
	0	1	Х	Input port (pulled up)		
Setting value	0	0	Х	RxDo input		
	1	Χ	0	Output port		
	1	Χ	1	Output port (High drive)		

X: "0" or "1"

Table 15.15 Port P16/CLK₀ Setting

Register	PD1	PUR0	DRR	U0MR	F. matica.
Bit	PD1_6	PU03	DRR6	SMD2, SMD0, CKDIR	Function
	0	0	Х	Other than 0102	Input port (not pulled up)
	0	1	Х	Other than 0102	Input port (pulled up)
	0	0	Х	XX1	CLKo (external clock) input
Setting value	1	Х	0	Other than 0102	Output port
	1	Х	1	Other than 0102	Output port (High drive)
	Х	Х	0	0102	CLKo (internal clock) output
	Х	Х	1	0102	CLKo (internal clock) output (High drive)

Table 15.16 Port P17/INT1/CNTR0 Setting

Register	PD1	PUR0	DRR	TXMR	Function
Bit	PD1_7	PU03	DRR5	TXMOD1, TXMOD0	Function
	0	0	Х	Other than 012	Input port (not pulled up)
	0	1	Х	Other than 012	Input port (pulled up)
	0	0	Х	Other than 012	CNTRo/INT1 input
Setting value	1	Х	0	Other than 012	Output port
	1	Х	1	Other than 012	Output port (High drive)
	Х	Х	0	012	CNTRo output
	Х	Х	1	012	CNTRo (High drive)

X: "0" or "1"

Table 15.17 Port P30/CNTR0/CMP10 Setting

Register	PD3	PUR0	TXMR	TCOUT	Franction
Bit	PD3_0	PU06	TXOCNT	TCOUT3	Function
	0	0	0	0	Input port (not pulled up)
	0	1	0	0	Input port (pulled up)
Setting value	1	X	0	0	Output port
	Х	Х	1	0	CNTR ₀ output
	Х	Х	Х	1	CMP10 output

X: "0" or "1"

Table 15.18 Port P31/TZOUT/CMP11 Setting

Register	PD3	PUR0	TYZMR	TYZOC	TCOUT	Function
Bit	PD3_1	PU06	TZMOD1, TZMOD0	TZOCNT	TCOUT4	Function
			002	Х		
	0	0	012	1	0	Input port (not pulled up)
			002	Х	_	
	0	1	012	1	0	Input port (pulled up)
Setting value		.,	002	Х	_	Output port
	1	X	012	1	0	
		.,	1X	Х		
	X	X	012	0	0	TZOUT output
	Х	Х	XX	Х	1	CMP11 output

X: "0" or "1"

Table 15.19 Port P32/INT2/CNTR1/CMP12 Setting

	and refer of the second								
Register	PD3	PUR0	TYZMR	TYZOC	TCOUT	Function			
Bit	PD3_2	PU06	TYMOD1	TZOCNT	TCOUT5	Function			
	0	0	0	1	0	Input port (not pulled up)			
	0	1	0	1	0	Input port (pulled up)			
Catting value	0	0	0	1	0	CNTR1/INT2 input			
Setting value	1	Х	0	1	0	Output port			
	Х	Х	1	0	0	CNTR1 output			
	Х	Х	Х	Х	1	CMP12 output			

Table 15.20 Port P33/INT3/TCIN Setting

Register	PD3	PUR0	Function				
Bit	PD3_3	PU06	Function				
	0	0	Input port (not pulled up)				
Catting value	0	1	Input port (pulled up)				
Setting value	Setting value 0 0		TCIN/INT3 input				
	1	Х	Output port				

X: "0" or "1"

Table 15.21 Port P37/TxD10/RxD1 Setting

Register	PD3	PUR0	UCON	U1MR	U1C0	F. va akin n
Bit	PD3_7	PU07	TXD1EN	SMD2, SMD0	NCH	Function
	0	0	Х	002	Х	Input port (not pulled up)
	0	1	Х	002	Х	Input port (pulled up)
				1X		B. B
Catting value	0	0	0	X1	X	RXD1
Setting value	1	X	X	002	Х	Output port
			4	1X		T. D
	X	X	1	X1	0	TxDo output, CMOS output
		.,	4	1X		T.D
	X	X	1	X1	1	TxD10 output, N-channel open output

X: "0" or "1"

Table 15.22 Port P45/INTo Setting

Register	PD4	PUR1	INTEN	F. m. ation	
Bit	PD4_5	PU11	INT0EN	Function	
	0	0	0	Input port (not pulled up)	
Catting value	0	1	0	Input port (pulled up)	
Setting value	0	0	1	INTo input	
1		Χ	Х	Output port	

X: "0" or "1"

Table 15.23 Port XIN/P46, XOUT/P47 Setting

14510 10.20	able 13.23 For All 40, According									
Register	CM1	CM1	CM0	Circuit specification						
D:4	CNAAO	CNAAO	CNACE	Oscillation	Feedback	Function				
Bit	CM13	CM10	CM05	buffer	resistance					
	1	1	1	OFF	OFF	XIN-XOUT oscillatoin stop				
	1	0	1	OFF	ON	External input to XIN pin, "H" output from				
Cotting value						XOUT pin				
Setting value	1	0	1	OFF	ON	XIN-XOUT oscillatoin stop				
	1	0	0	ON	ON	XIN-XOUT oscillatoin				
	0	Х	Х	OFF	OFF	Input port				

15.3 Unassigned Pin Handling

Table 15.24 lists the handling of unassigned pins.

Table 15.24 Unassigned Pin Handling

Pin name	Connection
Ports P0, P1, P30 to P33, P37 P45	 After setting for input mode, connect every pin to Vss via a resistor(pull-down) or connect every pin to Vcc via a resistor(pull-up) Set to output mode and leave these pins open^(1, 2)
Ports P46, P47	Connect to Vcc via resistor (pull-up) ⁽²⁾
AVCC, VREF	Connect to Vcc
AVss	Connect to Vss
RESET(3)	Connect to Vcc via a resistor (pull-up) ⁽²⁾

NOTES:

- When these ports are set for output mode and left open, they remain input mode until they are set for output mode by a program. The voltage level of these pins may be unstable and the power supply current may increase for the time the ports remain input mode.
 The content of the direction registers may change due to noise or runaway caused by noise. In order to
 - enhance program reliability, set the direction registers periodically by a program.
- 2. Connect these unassigned pins to the microcomputer using the shortest wire length (within 2 cm) possible.
- 3. When power-on reset is used.




Figure 15.10 Unassigned Pin Handling

16. Electrical Characteristics

Table 16.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated value	Unit
Vcc	Supply voltage	Vcc=AVcc	-0.3 to 6.5	V
AVcc	Analog supply voltage	Vcc=AVcc	-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Topr=25 °C	300	mW
Topr	Operating ambient temperature		-20 to 85 / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 16.2 Recommended Operating Conditions

Completed	Parameter		Conditions		Standard			
Symbol	Parame	ter	Conditions	Min.	Тур.	Max.	Unit	
Vcc	Supply voltage			2.7		5.5	V	
AVcc	Analog supply v	oltage			Vcc(3)		V	
Vss	Supply voltage			_	0		V	
AVss	Analog supply v	oltage			0		V	
VIH	"H" input voltage	е		0.8Vcc		Vcc	V	
VIL	"L" input voltage			0		0.2Vcc	V	
I _{OH (sum)}	"H" peak all output currents	Sum of all pins' IOH (peak)		_		-60.0	mA	
I _{OH (peak)}	"H" peak output current					-10.0	mA	
I _{OH (avg)}	"H" average output current			_		-5.0	mA	
I _{OL (sum)}	"L" peak all output currents	Sum of all pins' IOL (peak)		_	_	60	mA	
I _{OL (peak)}	"L" peak output	Except P10 to P17		_		10	mA	
4 /	current	P10 to P17	Drive ability HIGH			30	mA	
			Drive ability LOW			10	mA	
I _{OL (avg)}	"L" average	Except P10 to P17				5	mA	
OL (avg)	output current	P10 to P17	Drive ability HIGH		-	15	mA	
			Drive ability LOW			5	mA	
f (XIN)	Main clock inpu	t oscillation frequency	3.0V ≤ Vcc ≤ 5.5V	0	-	20	MHz	
• •		. ,	2.7V ≤ Vcc < 3.0V	0		10	MHz	

^{1.} Vcc = AVcc = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
2. The typical values when average output current is 100ms.
3. Hold Vcc=AVcc.

Table 16.3 A/D Conversion Characteristics

Cumbal	Dore	Parameter		Magazing condition	S	tandar	d	Unit
Symbol	Pala	ameter		Measuring condition	Min.	Тур.	Max.	Unit
_	Resolution			Vref =VCC	_	_	10	Bit
-	Absolute	10 1	oit mode	øAD=10 MHz, Vref=Vcc=5.0V	_	_	±3	LSB
acc	accuracy	8 1	oit mode	øAD=10 MHz, Vref=Vcc=5.0V	_	_	±2	LSB
		10 1	oit mode	øAD=10 MHz, Vref=Vcc=3.3V(3)			±5	LSB
		8 k	oit mode	øAD=10 MHz, Vref=Vcc=3.3V(3)	_	_	±2	LSB
RLADDER	Ladder resistance			VREF=VCC	10	-	40	kΩ
tconv	Conversion time		10 bit mode	øAD=10 MHz, Vref=Vcc=5.0V	3.3		-	μs
			8 bit mode	øAD=10 MHz, Vref=Vcc=5.0V	2.8		_	μs
VREF	Reference voltage				_	Vcc ⁽⁴⁾	_	V
VIA	Analog input voltage				0		Vref	V
_	A/D operating clock frequency ⁽²⁾	Without s	ample & hold		0.25	_	10	MHz
		With sar	mple & hold		1.0	_	10	MHz

- 1. Vcc=AVcc=2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
 2. If faD exceeds 10 MHz more, divide the faD and hold A/D operating clock frequency (ØAD) 10 MHz or below.
 3. If the AVcc is less than 4.2V, divide the faD and hold A/D operating clock frequency (ØAD) faD/2 or below.
 4. Hold Vcc=Vref.




Figure 16.1 Port P0 to P4 measurement circuit

Table 16.4 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Measuring condition		Standard	t	Linit
Cymbol	Parameter	Measuring condition	Min.	Тур.	Max	Unit
_	Program/Erase endurance ⁽²⁾		1000(3)	_	_	times
_	Byte program time		_	50	_	μs
_	Block erase time		_	0.4	<u> </u>	s
td(SR-ES)	Time delay from Suspend Request until Erase Suspend		<u> </u>	_	8	ms
_	Erase Suspend Request Interval		10	_		ms
-	Program, Erase Voltage		2.7	_	5.5	V
_	Read Voltage		2.7	_	5.5	V
_	Program, Erase Temperature		0	_	60	°C
_	Data hold time ⁽⁷⁾	Ambient temperature = 55 °C	20	_		year

NOTES:

- 1. Referenced to Vcc=AVcc=2.7 to 5.5V at Topr = 0°C to 60°C unless otherwise specified.
- 2. Definition of Program/Erase

The endurance of Program/Erase shows a time for each block.

If the program/erase number is "n" (n = 1000, 10000), "n" times erase can be performed for each block.

For example, if performing one-byte write to the distinct addresses on Block A of 2K-byte block 2048 times and then erasing that block, the number of Program/Erase cycles is one time.

However, performing multiple writes to the same address before an erase operation is prohibited (overwriting prohibited).

- 3. Numbers of Program/Erase cycles for which all electrical characteristics is guaranteed.
- 4. To reduce the number of Program/Erase cycles, a block erase should ideally be performed after writing in series as many distinct addresses (only one time each) as possible. If programming a set of 16 bytes, write up to 128 sets and then erase them one time. This will result in ideally reducing the number of Program/Erase cycles. Additionally, averaging the number of Program/Erase cycles for Block A and B will be more effective. It is important to track the total number of block erases and restrict the number.
- 5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error disappears.
- Customers desiring Program/Erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 16.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics	Table 16.5	Flash Memory	(Data flash Block A	Block B) I	Electrical Characteristics ⁽⁴
--	-------------------	--------------	---------------------	------------	--

Symbol	Parameter	Measuring condition	S	Standard		11.76
Cyrribor	Parameter	Measuring condition	Min.	Тур.	Max	Unit
_	Program/Erase endurance ⁽²⁾		10000(3)	_	_	times
-	Byte program time(program/erase endurance ≤1000 times)		_	50	400	μs
-	Byte program time(program/erase endurance >1000 times)		_	65		μs
_	Block erase time(program/erase endurance ≤1000 times)		_	0.2	9	s
_	Block erase time(program/erase endurance >1000 times)		_	0.3	_	s
td(SR-ES)	Time delay from Suspend Request until E	rase Suspend	_		8	ms
-	Erase Suspend Request Interval		10	_		ms
_	Program, Erase Voltage		2.7	_	5.5	V
-	Read Voltage		2.7		5.5	V
-	Program/Erase Temperature		-20(-40)(8)		85	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	_	_	yea

NOTES:

- 1. Referenced to Vcc=AVcc=2.7 to 5.5V at Topr = -20°C to 85°C / -40°C to 85°C unless otherwise specified.
- 2. Definition of Program/Erase
 - The endurance of Program/Erase shows a time for each block.
 - If the program/erase number is "n" (n = 1000, 10000), "n" times erase can be performed for each block.

For example, if performing one-byte write to the distinct addresses on Block A of 2K-byte block 2048 times and then erasing that block, the number of Program/Erase cycles is one time.

However, performing multiple writes to the same address before an erase operation is prohibited (overwriting prohibited).

- 3. Numbers of Program/Erase cycles for which all electrical characteristics is guaranteed.
- 4. Table 16.5 applies for Block A or B when the Program/Erase cycles are more than 1000. The byte program time up to 1000 cycles are the same as that of the program area (see Table 16.4).
- 5. To reduce the number of Program/Erase cycles, a block erase should ideally be performed after writing in series as many distinct addresses (only one time each) as possible. If programming a set of 16 bytes, write up to 128 sets and then erase them one time. This will result in ideally reducing the number of Program/Erase cycles. Additionally, averaging the number of Program/Erase cycles for Block A and B will be more effective. It is important to track the total number of block erases and restrict the number.
- 6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error disappears.
- Customers desiring Program/Erase failure rate information should contact their Renesas technical support representative.
- 8. -40 °C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 16.2 Time delay from Suspend Request until Erase Suspend

Table 16.6 Voltage Detection Circuit Electrical Characteristics

Symbol	Parameter	Measuring condition		I lait		
Cymbol	i didiffetei	Wedsuring condition	Min.	Тур.	Max.	Unit
Vdet	Voltage detection level		3.3	3.8	4.3	V
	Voltage detection interrupt request generating time ⁽²⁾			40		μs
	Voltage detection circuit self consumption current	VC27=1, VCC=5.0V		600		nA
td(E-A)	Waiting time until voltage detection circuit operation starts(3)				20	μs
Vccmin	Microcomputer operation voltage minimum value		2.7			V

NOTES:

- 1. The measuring condition is Vcc=AVcc=2.7V to 5.5V and Topr=-40°C to 85°C.
- 2. This shows the time until the voltage detection interrupt request is generated since the voltage passes Vdet.
- 3. This shows the required time until the voltage detection circuit operates when setting to "1" again after setting the VC27 bit in the VCR2 register to "0".

Table 16.7 Reset Circuit Electrical Characteristics (When Using Hardware Reset 2^(1, 3))

Symbol	Parameter	Measuring condition			1.1	
Cymbol	1 diamotol	Wiededining derivation	Min.	Тур.	Max.	Unit
Vpor2	Power-on reset valid voltage	-20°C ≤ Topr < 85°C	_	_	Vdet	V
tw(Vpor2- Vdet)	Supply voltage rising time when power-on reset is canceled ⁽²⁾	$-20^{\circ}\text{C} \le \text{Topr} < 85^{\circ}\text{C}, \text{ tw(por2)} \ge 0\text{s}^{(4)}$	_	_	100	ms

NOTES:

- 1. The voltage detection circuit which is embedded in a microcomputer is a factor to generate the hardware reset 2. Refer to 5.1.2 Hardware Reset 2.
- 2. This condition is not applicable when using $Vcc \ge 1.0V$.
- 3. When turning power on after the external power has been held below the valid voltage (Vpor1) for greater than 10 seconds, refer to Table 16.8 Reset Circuit Electrical Characteristics (When Not Using Hardware Reset 2).

 4. tw(por2) is time to hold the external power below effective voltage (Vpor2).

Table 16.8 Reset Circuit Electrical Characteristics (When Not Using Hardware Reset 2)

Symbol	Parameter	Measuring condition		Standard		Unit
Cymbol	i didifficio	Wisdodning Schallion	Min.	Тур.	Max.	Unit
Vpor1	Power-on reset valid voltage	–20°C ≤ Topr < 85°C	_	_	0.1	V
tW(Vpor1- Vdet)	Supply voltage rising time when power-on reset is canceled $0^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}, \text{ tw(por1)} \geq 10s^{(2)}$			_	100	ms
tW(Vpor1- Vdet)	Supply voltage rising time when power-on reset is canceled	$-20^{\circ}\text{C} \le \text{Topr} < 0^{\circ}\text{C}, \text{ tw(por1)} \ge 30\text{s}^{(2)}$	-	_	100	ms
tW(Vpor1- Vdet)	Supply voltage rising time when power-on reset is canceled	$-20^{\circ}\text{C} \le \text{Topr} < 0^{\circ}\text{C}, \text{ tw(por1)} \ge 10\text{s}^{(2)}$	1	_	1	ms
tW(Vpor1- Vdet)	Supply voltage rising time when power-on reset is canceled	$0^{\circ}C \le Topr \le 85^{\circ}C$, $tw(por1) \ge 1s^{(2)}$	1	_	0.5	ms

NOTES:

- 1. When not using hardware reset 2, use with $Vcc \ge 2.7V$.
- 2. tw(por1) is time to hold the external power below effective voltage (Vpor1).




Figure 16.3 Reset Circuit Electrical Characteristics

Table 16.9 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Measuring condition		Standard		I India
Cymbol	i didilicici	Wedening continuent	Min.	Тур.	Max.	Unit
_	High-speed on-chip oscillator frequency 1 / $\{td(HRoffset)+td(HR)\}$ when the reset is released	VCC=5.0V, Topr=25 °C Set "4016" in the HR1 register		8	_	MHz
td(HRoffset)	Settable high-speed on-chip oscillator minimum period	VCC=5.0V, Topr=25 °C Set "0016" in the HR1 register		61	_	ns
td(HR)	High-speed on-chip oscillator period adjusted unit	Differences when setting "0116" and "0016" in the HR register	1	1	_	ns
_	High-speed on-chip oscillator frequency temperature dependence(1)	Frequency fluctuation in temperature range of -10 °C to 50 °C	_	±5	_	%
_	High-speed on-chip oscillator frequency temperature dependence(2)	Frequency fluctuation in temperature range of -40 °C to 85 °C		±10	_	%

NOTES:

Table 16.10 Power Circuit Timing Characteristics

Symbol	Parameter	Measuring condition			Linit	
Cymbol	T aramotor	Wedsdring condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during powering-on ⁽²⁾		1	_	2000	μs
td(R-S)	STOP release time ⁽³⁾				150	μs

NOTES:

- 1. The measuring condition is Vcc=AVcc=2.7 to 5.5 V and Topr=25 °C.
- This shows the wait time until the internal power supply generating circuit is stabilized during power-on.
 This shows the time until CPU clock supply starts from the interrupt acknowledgement to cancel stop mode.

Table 16.11 Electrical Characteristics (1) [Vcc=5V]

Symbol	Parameter		Measuring	Measuring condition		Standard		
Syllibol	·	arameter	Wicasainig	Condition	Min.	Тур.	Max.	Unit
	"H" output voltage	Except Xouт	IOH=-5mA		Vcc-2.0	_	Vcc	V
Vон			Іон=-200μА		Vcc-0.3	_	Vcc	V
		Хоит	Drive capacity HIGH	IOH=-1 mA	Vcc-2.0	_	Vcc	V
			Drive capacity LOW	Іон=-500µА	Vcc-2.0	_	Vcc	V
	"L" output voltage	Except P10 to P17, Xout	IoL= 5 mA			_	2.0	V
Vol			IoL= 200 μA			_	0.45	V
		P10 to P17	Drive capacity HIGH	IoL= 15 mA		_	2.0	V
			Drive capacity LOW	IoL= 5 mA	_	_	2.0	V
			Drive capacity LOW	IoL= 200 μA	_	_	0.45	V
		Хоит	Drive capacity HIGH	IoL= 1 mA	_	_	2.0	V
			Drive capacity LOW	IoL=500 μA		_	2.0	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RxD0, RxD1, P45			0.2	_	1.0	V
		RESET			0.2	_	2.2	٧
lін	"H" input current		Vi=5V		_	_	5.0	μA
lıL	"L" input current		VI=0V		_	_	-5.0	μΑ
RPULLUP	Pull-up resistance		VI=0V		30	50	167	kΩ
RfXIN	Feedback resistance	Xin				1.0	_	ΩΜ
fRING-S	Low-speed on-chip oscillator free	quency			40	125	250	kHz
VRAM	RAM retention voltage		At stop mode		2.0	_	_	V

^{1.} The measuring condition is Vcc=AVcc=5.0 V and Topr=25 °C.

^{1.} Referenced to Vcc = AVcc = 4.2 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C , f(XIN)=20MHz unless otherwise specified.

Table 16.12 Electrical Characteristics (2) [Vcc=5V]

Symbol	Parameter		Parameter Measuring condition		Standard			11.2
Cyllibol	Faia	inetei	IVIC	asaning condition	Min.	Тур.	Max.	Unit
			High-speed mode	XIN=20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz No division	_	9	15	mA
				XIN=16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz No division	_	8	14	mA
				XIN=10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz No division	_	5	_	mA
			Medium-speed mode	XIN=20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz Division by 8	_	4		mA
Icc	Power supply current (Vcc=3.3 to 5.5V)			X _{IN} =16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz Division by 8	_	3	_	mA
	In single-chip mode, the output pins are open and other pins are Vss			Xn=10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz Division by 8	_	2		mA
	dio voo		High-speed on-chip oscillator mode	Main clock off High-speed on-chip oscillator on=8 MHz Low-speed on-chip oscillator on=125 kHz No division	_	4	8	mA
				Main clock off High-speed on-chip oscillator on=8 MHz Low-speed on-chip oscillator on=125 kHz Division by 8	_	1.5		mA
			Low-speed on-chip oscillator mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz Division by 8	_	470	900	μА
			Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz When a WAIT instruction is executed ⁽¹⁾ Peripheral clock operation VC2T="0"	_	40	80	μА
			Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz When a WAIT instruction is executed(1) Peripheral clock off VC2T="0"	_	38	76	μА
			Stop mode	Main clock off, Topr=25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10="1" Peripheral clock off VC27="0"	_	0.8	3.0	μА



NOTES:
1. Timer Y is operated with timer mode.
2. Referenced to Vcc = AVcc = 4.2 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN)=20MHz unless otherwise specified.

Timing requirements [Vcc=5V] (Unless otherwise noted: Vcc = 5V, Vss = 0V at Topr = 25 °C)

Table 16.13 XIN input

Symbol	Parameter	Stan	dard	Unit
		Min.	Max.	
tc(XIN)	XIN input cycle time	50	_	ns
twh(XIN)	XIN input HIGH pulse width	25	_	ns
twL(XIN)	XIN input LOW pulse width	25	_	ns

Table 16.14 CNTR0 input, CNTR1 input, INT2 input

Symbol	Parameter	Stan	dard	Unit
		Min.	Max.	
tC(CNTR0)	CNTR0 input cycle time	100	-	ns
tWH(CNTR0)	CNTR0 input HIGH pulse width	40	_	ns
tWL(CNTR0)	CNTR0 input LOW pulse width	40	_	ns

Table 16.15 TCIN input, INT3 input

Symbol	Parameter	Stan	dard	Unit
		Min.	Max.	
tC(TCIN)	TCIN input cycle time	400 ⁽¹⁾	_	ns
tWH(TCIN)	TCIN input HIGH pulse width	200 ⁽²⁾	_	ns
tWL(TCIN)	TCIN input LOW pulse width	200 ⁽²⁾	_	ns

NOTES:

- 1. When using the Timer C input capture mode, adjust the cycle time above (1/ Timer C count source frequency x 3).
- 2. When using the Timer C input capture mode, adjust the pulse width above (1/Timer C count source frequency x 1.5).

Table 16.16 Serial Interface

Symbol	Parameter	Stan	dard	Unit
		Min.	Max.	
tc(ck)	CLKi input cycle time	200	_	ns
tW(CKH)	CLKi input HIGH pulse width	100	_	ns
tW(CKL)	CLKi input LOW pulse width	100	_	ns
td(C-Q)	TxDi output delay time	_	80	ns
th(C-Q)	TxDi hold time	0	_	ns
tsu(D-C)	RxDi input setup time	35	_	ns
th(C-D)	RxDi input hold time	90	_	ns

Table 16.17 External interrupt INTO input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INTO input HIGH pulse width	250 ⁽¹⁾	_	ns
tw(INL)	INTO input LOW pulse width	250 ⁽²⁾	_	ns

NOTES:

- 1. When selecting the digital filter by the $\overline{\text{INT0}}$ input filter select bit, use the $\overline{\text{INT0}}$ input HIGH pulse width to the greater value, either (1/ digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the $\overline{\text{INT0}}$ input filter select bit, use the $\overline{\text{INT0}}$ input LOW pusle width to the greater value, either (1/ digital filter clock frequency x 3) or the minimum value of standard.




Figure 16.4 Vcc=5V timing diagram

Table 16.18 Electrical Characteristics (3) [Vcc=3V]

Symbol		Parameter	Measuring condition			Standard	i	
Syllibol		raiaillelei	Measuring	Condition	Min.	Тур.	Max.	Unit
	"H" output voltage	Except Xout	IOH=-1mA		Vcc-0.5	_	Vcc	V
Vон		Хоит	Drive capacity HIGH	Iон=-0.1 mA	Vcc-0.5	_	Vcc	V
			Drive capacity LOW	Іон=-50 μА	Vcc-0.5	_	Vcc	V
	"L" output voltage	Except P10 to P17, XouT	IoL= 1 mA		_	_	0.5	V
Vol		P10 to P17	Drive capacity HIGH	IoL= 2 mA		_	0.5	V
			Drive capacity LOW	IoL= 1 mA		_	0.5	V
		Хоит	Drive capacity HIGH	IoL= 0.1 mA	_	-	0.5	V
			Drive capacity LOW	IoL=50 μA	_	_	0.5	V
VT+-VT-	Hysteresis	into, into, into, into, kio, kio, kio, kio, cntro, cntro, tcin, rxdo, rxdo, p45			0.2	_	0.8	V
		RESET			0.2	_	1.8	V
liн	"H" input current		Vi=3V			_	4.0	μA
lıL	"L" input current		VI=0V		_	_	-4.0	μA
RPULLUP	Pull-up resistance		VI=0V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN			_	3.0	_	ΜΩ
fring-s	Low-speed on-chip oscillator for	requency			40	125	250	kHz
VRAM	RAM retention voltage		At stop mode		2.0	_	_	V

NOTES:

1. Referenced to Vcc = AVcc = 2.7 to 3.3V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN)=10MHz unless otherwise specified.

Table 16.19 Electrical Characteristics (4) [Vcc=3V]

Symbol	Parameter		Mo	asuring condition		Standard		
Jymbol	Faia	iiiietei	IVIC	asaming containon	Min.	Тур.	Max.	Unit
			High-speed mode	X _{IN} =20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz No division	_	8	13	mA
				XIN=16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz No division	_	7	12	mA
				X _{IN} =10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz No division	_	5	_	mA
			Medium-speed mode	XIN=20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz Division by 8	_	3	_	mA
Icc	Power supply current			X _{IN} =16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz Division by 8	_	2.5	_	mA
	(Vcc=2.7 to 3.3V) In single-chip mode, the output pins are open and other pins are Vss			X _{IN} =10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz Division by 8	_	1.6	_	mA
	are vss		High-speed on-chip oscillator mode	Main clock off High-speed on-chip oscillator on=8 MHz Low-speed on-chip oscillator on=125 kHz No division	_	3.5	7.5	mA
				Main clock off High-speed on-chip oscillator on=8 MHz Low-speed on-chip oscillator on=125 kHz Division by 8	_	1.5	_	mA
			Low-speed on-chip oscillator mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz Division by 8		420	800	μА
			Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz When a WAIT instruction is executed ⁽¹⁾ Peripheral clock operation VC27='0"	_	37	74	μА
			Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125 kHz When a WAIT instruction is executed ⁽¹⁾ Petripheral clock off VC27=0"	_	35	70	μА
			Stop mode	VC22=0* Wall of the VC21=0* Wall of the VC21=	_	0.7	3.0	μА



NOTES:
1. Timer Y is operated with timer mode.
2. Referenced to Vcc = AVcc = 2.7 to 3.3V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN)=10MHz unless otherwise specified.

Timing requirements [Vcc=3V] (Unless otherwise noted: Vcc = 3V, Vss = 0V at Topr = 25 °C)

Table 16.20 XIN input

Symbol	Parameter	Stan	Standard	
		Min.	Max.	
tc(XIN)	XIN input cycle time	100	_	ns
twh(XIN)	XIN input HIGH pulse width	40	_	ns
twL(XIN)	XIN input LOW pulse width	40	_	ns

Table 16.21 CNTR0 input, CNTR1 input, INT2 input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tC(CNTR0)	CNTR0 input cycle time	300	_	ns
tWH(CNTR0)	CNTR0 input HIGH pulse width	120	_	ns
tWL(CNTR0)	CNTR0 input LOW pulse width	120	_	ns

Table 16.22 TCIN input, INT3 input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tC(TCIN)	TCIN input cycle time	1200 ⁽¹⁾	-	ns
tWH(TCIN)	TCIN input HIGH pulse width	600 ⁽²⁾	_	ns
tWL(TCIN)	TCIN input LOW pulse width	600 ⁽²⁾	_	ns

NOTES:

- 1. When using the Timer C input capture mode, adjust the cycle time above (1/ Timer C count source frequency x 3).
- 2. When using the Timer C input capture mode, adjust the pulse width above (1/ Timer C count source frequency x 1.5).

Table 16.23 Serial Interface

Symbol	Parameter	Star	ndard	Unit
		Min.	Max.	
tc(ck)	CLKi input cycle time	300	_	ns
tw(ckH)	CLKi input HIGH pulse width	150	_	ns
tW(CKL)	CLKi input LOW pulse width	150	_	ns
td(C-Q)	TxDi output delay time	_	160	ns
th(C-Q)	TxDi hold time	0	_	ns
tsu(D-C)	RxDi input setup time	55	_	ns
th(C-D)	RxDi input hold time	90	_	ns

Table 16.24 External interrupt INTO input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INTO input HIGH pulse width	380 ⁽¹⁾	ı	ns
tW(INL)	INTO input LOW pulse width	380 ⁽²⁾	1	ns

NOTES:

- 1. When selecting the digital filter by the INTO input filter select bit, use the INTO input HIGH pulse width to the greater value, either (1/ digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTO input filter select bit, use the INTO input LOW pusle width to the greater value, either (1/ digital filter clock frequency x 3) or the minimum value of standard.




Figure 16.5 Vcc=3V timing diagram

R8C/13 Group 17. Memory Map

17. Flash Memory Version

17.1 Overview

The flash memory version has two modes—CPU rewrite and standard serial I/O—in which its flash memory can be operated on.

Table 17.1 outlines the performance of flash memory version (see "Table 1.1 Performance" for the items not listed on Table 17.1).

Table 17.1 Flash Memory Version Performance

Item		Specification	
Flash memory operating mode		2 modes (CPU rewrite and standard serial I/O)	
Erase block		See "Figure 17.1. Flash Memory Block Diagram"	
Method for program		In units of byte	
Method for erasure		Block erase	
Program, erase control method		Program and erase controlled by software command	
Protect method		Protect for Block 0 and 1 by FMR02 bit in FMR0 register	
		Protect for Block 0 by FMR16 bit and Block 1 by FMR16 bit	
Number of commands		5 commands	
Number of program and erasure ⁽¹⁾	Block0 and 1 (program ROM)	1,000 times	
	BlockA and B (data flash)	10,000 times	
ROM code protection		Standard serial I/O mode is supported.	

NOTES:

The program/erase times are defined to be per-block erase times. When the program/erase times are n times (n=1,000 or 10,000 times), to erase n times per block is possible. For example, if performing one-byte write to the distinct addresses on the Block A of 2K-byte block 2,048 times and then erasing that block, the number of the program/erase cycles is one time. if rewriting more than 1,000 times, run the program until the vacant areas are all used to reduce the substantial rewrite times and then erase. Avoid rewriting only particular blocks and rewrite to average the program and erase times to each block. Also keep the erase times as inrformation and set up the limit times.

Table 17.2 Flash Memory Rewrite Modes

Flash memory	CPU rewrite mode	Standard serial I/O mode
rewrite mode		
Function	User ROM area is rewritten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory EW1 mode: Can be rewritten in the flash memory	User ROM area is rewritten by using a dedicated serial programmer. Standard serial I/O mode 1 : Clock synchronous serial I/O Standard serial I/O mode 2 : UART
Areas which	User ROM area	User ROM area
can be rewritten		
Operation	Single chip mode	Boot mode
mode		
ROM	None	Serial programmer
programmer		

^{1:} Definition of program/erase times

17.2 Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area (reserved area). Figure 17.1 shows the block diagram of flash memory.

The user ROM area has the 2K-byte Block A and the 2K-byte Block B (data flash), in addition to an area (program ROM) which stores the microcomputer operation program.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite and standard serial I/O modes.

When rewriting the Block 0 and Block 1 in CPU rewrite mode, set the FMR02 bit in the FMR0 register to "1" (rewrite enabled), and when setting the FMR15 bit in the FMR1 register to "0" (rewrite enabled), the Block 0 is rewritable. When setting the FMR16 bit to "0" (rewrite enabled), the Block 1 is rewritable. Also when setting the PM10 bit in the PM1 register to "1"(enabled), the Block A and Block B are usable.

The rewrite program for standard serial I/O mode is stored in the boot ROM area before shipment.

The boot ROM area and the user ROM area share the same address, but have an another memory.




Figure 17.1 Flash Memory Block Diagram

17.3 Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, standard serial I/O mode has an ID code check function.

17.3.1 ID Code Check Function

Use this function in standard serial I/O mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 00FFDF16, 00FFE316, 00FFE316, 00FFE316, 00FFF316, and 00FFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.




Figure 17.2 Address for ID Code Stored

R8C/13 Group 17.4 CPU Rewrite Mode

17.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted onboard without having to use a ROM programmer, etc. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

For interrupts requested during an erase operation in CPU rewrite mode, the R8C/11 flash module offers an "erase-suspend" feature which allow the erase operation to be suspended, and access made available to the flash.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 17.3 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Table 17.3 EW0 Mode and EW1 Mode

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
Areas in which a rewrite control program can be located	User ROM area	User ROM area
Areas in which a rewrite control program can be executed Areas which can be	Must be transferred to any area other than the flash memory (e.g., RAM) before being executed User ROM area	Can be executed directly in the user ROM area User ROM area
rewritten	User ROW area	However, this does not include the block in which a rewrite control program exists ⁽¹⁾
Software command limitations	None	 Program, Block Erase command Cannot be executed on any block in which a rewrite control program exists Read Status Register command Cannot be executed
Modes after Program or Erase	Read Status Register mode	Read Array mode
CPU status during Auto Write and Auto Erase	Operating	Hold state (I/O ports retain the state in which they were before the command was executed)
Flash memory status detection	 Read the FMR0 register FMR00, FMR06, and FMR07 bits in a program Execute the Read Status Register command to read the status register SR7, SR5, and SR4. 	Read the FMR0 register FMR00, FMR06, and FMR07 bits in a program
Conditions for transferring to erase-suspend	Set the FMR40 and FMR41 bits in the FMR4 register to "1" by program.	When an interrupt which is set for enabled occurs while the FMR40 bit in the FMR4 register is set to "1".
CPU Clock	5MHz or below	No restriction to the following (clock frequency to be used)

NOTES:

1. When setting the FMR02 bit in the FMR0 register to "1" (rewrite enabled) and the FMR15 bit in the FMR1 register to "0" (rewrite enabled), the Block 0 is rewritable. When setting the FMR16 bit to "0" (rewrite enabled), the Block 1 is rewritable.



R8C/13 Group 17.4 CPU Rewrite Mode

17.4.1 EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected.

Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

When moving to an erase-suspend during auto-erase, set the FMR40 bit to "1" (erase-suspend enabled) and the FMR41 bit to "1" (erase-suspend requested). Wait for td(SR-ES) and make sure that the FMR46 bit is set to "1" (enables reading) before accessing the user ROM space. The auto-erase operation resumes by setting the FMR41 bit to "0" (erase restart).

17.4.2 EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (EW1 mode) after setting the FMR01 bit to "1" (CPU rewrite mode enabled).

Read the FMR0 register to check the status of program or erase operation at completion. Avoid executing software commands of Read Status register in EW1 mode.

To enable the erase-suspend function, the Block Erase command should be executed after setting the FMR40 bit to "1" (erase-suspend enabled). An interrupt to request an erase-suspend must be in enabled state. After passing td(SR-ES) since the block erase command is executed, an interrupt request can be acknowledged.

When an interrupt request is generated, FMR41 bit is automatically set to "1" (erase-suspend requested) and the auto-erase operation is halted. If the auto-erase operation is not completed (FMR00 bit is "0") when the interrupt routine is ended, the Block Erase command should be executed again by settingthe FMR41 bit to "0" (erase restart).



Figure 17.3 shows the FMR0 register. Figure 17.4 shows the FMR1 and FMR4 registers.

• FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" during programming, erasing, or erase-suspend mode; otherwise, the bit is "1".

• FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode).

• FMR02 Bit

The Block1 and Block0 do not accept the Program and Block Erase commands if the FMR02 bit is set to "0" (rewrite disabled).

The Block0 and Block1 are controlled rewriting in the FMR15 and FMR16 bits if the FMR02 bit is set to "1" (rewrite enabled).

• FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The flash memory is disabled against access by setting the FMSTP bit to "1". Therefore, the FMSTP bit must be written to by a program in other than the flash memory.

In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering on-chip oscillator mode (main clock stop)

Figure 17.7 shows a flow chart to be followed before and after entering on-chip oscillator mode (main clock stop).

Note that when going to stop or wait mode while the CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

• FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is cleared to "0". For details, refer to the description of "17.4.5 full status check".

• FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is set to "0". For details, refer to the description of "17.4.5 full status check".

• FMR11 Bit


Setting this bit to "1" (EW1 mode) places the microcomputer in EW1 mode.

• FMR15 Bit

When the FMR02 bit is set to "1" (rewrite enabled) and the FMR15 bit is set to "0" (rewrite enabled), the Block0 accepts the program command and block erase command.

• FMR16 Bit

When the FMR02 bit is set to "1" (rewrite enabled) and the FMR16 bit is set to "0" (rewrite enabled), the Block1 accepts the program command and block erase command.





• FMR40 bit

The erase-suspend function is enabled by setting the FMR40 bit to "1" (valid).

• FMR41 bit

In EW0 mode, the flash module goes to erase-suspend mode when the FMR41 bit is set to "1". In EW1 mode, the FMR41 bit is automatically set to "1" (erase-suspend requested) when an enabled interrupt occurred, and then the flash module goes to erase-suspend mode.

The auto-erase operation restarts when the FMR41 bit is set to "0" (erase restart).

• FMR46 bit

The FMR46 bit is set to "0" (disables reading) during auto-erase execution and set to "1" (enables reading) during erase-suspend mode. Do not access to the flash memory when this bit is set to "0".

0 0 0 b1 b2 b1 b0 b2 b1 b0	Sym FM		After reset 000000012	
	Bit symbol	Bit name	Function	RW
	FMR00	RY/BY status flag	0: Busy (being written or erased) 1: Ready	RO
<u> </u>	FMR01	CPU rewrite mode select bit(1, 6)	0: Disable CPU rewrite mode 1: Enable CPU rewrite mode	RW
	FMR02	Block0 and 1 rewrite enable bit(2, 6, 7)	0: Rewrite disabled 1: Rewrite enabled	RW
	FMSTP	Flash memory stop bit ^(3, 5, 6)	C: Enable flash memory operation Stops flash memory operation (placed in low power mode, flash memory initialized)	RW
	(b5-b4)	Reserved bit	Set to "0"	RW
	FMR06	Program status flag ⁽⁴⁾	0: Terminated normally 1: Terminated in error	RO
NOTES:	FMR07	Erase status flag ⁽⁴⁾	0: Terminated normally 1: Terminated in error	RO
writing "1" after writing Set the microcompu. 2. To set this bit to "1", interrupts will occur. 3. Write to this bit from 4. This flag is set to "0". 5. Effective when the Figure can be set to "1" by the set	ng "0". ter in read a write "0" an before writin a program by executir MR01 bit = writing "1", "	array mode before writing "0" d then "1" in succession wheng "1" after writing "0". in other than the flash memong the Clear Status command (CPU rewrite mode). If the the flash memory is neither p	en the FMR01 bit = 1. Make sure no ry.	P bit sed.

Figure 17.3 FMR0 Register


disabled).

7. When setting the FMR01 bit to "0" (disable CPU rewrite mode), the FMR02 bit is set to "0" (rewrite

Flash memory control register 1 b7 b6 b5 b4 b3 b2 b1 b0 Address Symbol After reset **FMR1** 01B516 1000000X2 0 0 0 Bit symbol Bit name **Function** RW When read, its content is Reserved bit RO (b0) indeterminate. EW1 mode select bit(1, 2) 0: EW0 mode FMR11 RW 1: EW1 mode Reserved bit Set to "0" RW (b4-b2) FMR15 Block0 rewrite disable bit(2, 3) 0: Rewrite enabled RW 1: Rewrite disabled 0: Rewrite enabled FMR16 Block1 rewrite disable bit(2, 3) RW 1: Rewrite disabled Reserved bit RW (b7) NOTES:

- 1. To set this bit to "1", write "0" and then "1" (CPU rewrite mode enabled) in succession when the FMR01 bit = 1. Make sure no interrupts will occur before writing "1" after writing "0".
- 2. This bit is set to "0" by setting the FMR01 bit to "0" (CPU rewrite mode disabled).
- 3. When the FMR01 bit is "1" (ČPU rewrite mode enabled), the FMR15 and FMR16 bits are rewritable. To set this bit to "0", write "1" and then "0" in succession. To set this bit to "1", write "1".

Flash memory control register 4



NOTES:

- 1. To set this bit to "1", write "0" and then "1" in succession. Make sure no interrupts will occur before writing "1" after writing "0".
- 2. This bit is valid only when the FMR40 bit is set to "1" (valid) and can only be written before ending an erase after issuing an erase command. Other than this period, this bit is set to "0". In EW0 mode, this bit can be set to "0" and "1" by program.
 In EW1 mode, this bit is automatically set to "1" if a maskable interrupt occurs during an erase operate.

In EW1 mode, this bit is automatically set to "1" if a maskable interrupt occurs during an erase operation while the FMR40 bit is set to "1". This bit can not be set to "1" by program. (Can be set to "0".)

Figure 17.4 FMR1 Register and FMR4 Register

Figures 17.5 shows the timing on suspend operation.




Figure 17.5 Timing on Suspend Operation

Figures 17.6 and 17.7 show the setting and resetting of EW0 mode and EW1 mode, respectively.




Figure 17.6 Setting and Resetting of EW0 Mode




Figure 17.7 Setting and Resetting of EW1 Mode




Figure 17.8 Process to Reduce Power Consumption in On-Chip Oscillator Mode (Main Clock Stops)

17.4.3 Software Commands

Software commands are described below. The command code and data must be read and written in 8-bit units.

Table 17.4 Software Commands

	First bus cycle			Second bus cycle		
Command	Mode	Address	Data (D7 to D0)	Mode	Address	Data (D7 to D0)
Read array	Write	X	FF16			
Read status register	Write	X	7016	Read	X	SRD
Clear status register	Write	X	5016			
Program	Write	WA	4016	Write	WA	WD
Block erase	Write	Х	2016	Write	ВА	D016

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.)

WD: Write data (8 bits) BA: Given block address

X: Any address in the user ROM area

Read Array Command

This command reads the flash memory.

Writing 'FF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 8-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

• Read Status Register Command

This command reads the status register.

Write '7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to Section 17.4.4, "Status Register.") When reading the status register too, specify an address in the user ROM area.

Avoid executing this command in EW1 mode.

Clear Status Register Command

This command sets the status register to "0".

Write '5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be set to "0".



Program Command

This command writes data to the flash memory in one byte units.

Write '4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.

Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to Section 17.4.5, "Full Status Check.")

Writing over already programmed addresses is inhibited.

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled), or the FMR02 bit is set to "1" (rewrite enabled) and the FMR15 bit in the FMR1 register is set to "1" (rewrite disabled), the program command on the Block0 is not accepted. When the FMR16 bit is set to "1" (rewrite disabled), the program command on the Block1 is not accepted.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read array command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.




Figure 17.9 Program Command

Block Erase

Write '2016' in the first bus cycle and write 'D016' to the given address of a block in the second bus cycle, and an auto erase operation (erase and verify) will start.

Check the FMR00 bit in the FMR0 register to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

Check the FMR07 bit in the FMR0 register after auto erasing has finished, and the result of auto erasing can be known. (Refer to Section 17.4.5, "Full Status Check.")

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled) or the FMR02 bit is set to "1" (rewrite enabled) and the FMR15 bit in the FMR1 register is set to "1" (rewrite disabled), the block erase command on the Block 0 is not accepted. When the FMR16 bit is set to "1" (rewrite disabled), the block erase command on the Block 1 is not accepted.

Figure 17.10 shows an example of a block erase flowchart when the erase-suspend function is not used. Figure 17.11 shows an example of a block erase flowchart when the erase-suspend function is used.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array command is written next.




Figure 17.10 Block Erase Command (When Not Using Erase-suspend Function)




Figure 17.11 Block Erase Flow Chart (When Using Erase-suspend Function)

17.4.4 Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR00, FMR06, and FMR07 bits in the FMR0 register.

Table 17.5 lists the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given address in the user ROM area is read after writing the Read Status Register com-
- (2) When a given address in the user ROM area is read after executing the Program or Block Erase command but before executing the Read Array command.

• Sequence Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming and auto erase, and is set to "1" (ready) at the same time the operation finishes.

• Erase Status (SR5 and FMR07 Bits)

Refer to Section 17.4.5, "Full Status Check."

• Program Status (SR4 and FMR06 Bits)

Refer to Section 17.4.5, "Full Status Check."

Table 17.5 Status Register

Status register	FMR0 register	Status name			
bit	bit		"0"	"1"	reset
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

- D7 to D0: Indicates the data bus which is read out when the Read Status Register command is executed.
- The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the Clear Status Register command.
- When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program and Block Erase commands are not accepted.

17.4.5 Full Status Check

When an error occurs, the FMR06 to FMR07 bits in the FMR0 register are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 17.6 lists errors and FMR0 register status. Figure 17.12 shows a full status check flowchart and the action to be taken when each error occurs.

Table 17.6 Errors and FMR0 Register Status

FRM00) register		
(status	register)		
sta	atus	Error	Error occurrence condition
FMR07	FMR06		
(SR5)	(SR4)		
1	1	Command	When any command is not written correctly
		sequence error	When invalid data was written other than those that can be writ-
			ten in the second bus cycle of the Block Erase command (i.e., other than 'D016' or 'FF16') ⁽¹⁾
			 When executing the program command or block erase command while rewriting is disabled using the FMR02 bit in the FMR0 register, the FMR15 or FMR16 bit in the FMR1 register. When inputting and erasing the address in which the Flash memory is not allocated during the erase command input. When executing to erase the block which disables rewriting during the erase command input. When inputting and writing the address in which the Flash memory is not allocated during the write command input. When executing to write the block which disables rewriting during the write command input.
1	0	Erase error	When the Block Erase command was executed but not automatically erased correctly
0	1	Program error	When the Program command was executed but not automatically programmed correctly.

NOTES:

1. Writing 'FF16' in the second bus cycle of these commands places the microcomputer in read array mode, and the command code written in the first bus cycle is nullified.




Figure 17.12 Full Status Check and Handling Procedure for Each Error

17.5 Standard Serial I/O Mode

In standard serial I/O mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for this microcomputer. Standard serial I/O mode has standard serial I/O mode 1 of the clock synchronous serial and standard serial I/O mode 2 of the clock asynchronous serial. Refer to "Appendix 2 Connecting Examples for Serial Writer and On-chip Debugging Emulator". For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer. Table 17.7 lists pin functions (flash memory standard serial input/output mode). Figures 17.13 to 17.15 show pin connections for standard serial I/O mode.

17.5.1 ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match (refer to Section 17.3, "Functions to Prevent Flash Memory from Rewriting").

Table 17.7 Pin Functions (Flash Memory Standard Serial I/O Mode)

Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0V to Vss pin.
IVcc	IVcc		Connect capacitor (0.1 µF) to Vss.
RESET	Reset input	I	Reset input pin.
P46/XIN	P46 input/Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins in standard serial I/O mode 2. When using the main clock in standard serial I/O mode 1, connect a ceramic resonator or crystal oscillator
P47/XOUT	P47 input/Clock output	I/O	between XIN and XOUT pins. When not using the main clock in standard serial I/O mode 1, connect this pin to Vcc via a resistor(pull-up)
AVcc, AVss	Analog power supply input	I	Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P01 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P30 to P33	Input port P3	I	Input "H" or "L" level signal or open.
P45	Input port P4	I	Input "H" or "L" level signal or open.
P00	TxD output	0	Serial data output pin
MODE	MODE	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
CNVss	CNVss	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
P37	RxD input	I	Serial data input pin




Figure 17.13 Pin Connections for Standard Serial I/O Mode

• Example of Circuit Application in the Standard Serial I/O Mode

Figures 17.14 and 17.15 show examples of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the serial programmer manual of your programmer to handle pins controlled by the programmer.




Figure 17.14 Circuit Application in Standard Serial I/O Mode 1




Figure 17.15 Circuit Application in Standard Serial I/O Mode 2

R8C/13 Group 18. On-chip Debugger

18. On-chip debugger

The microcomputer has functions to execute the on-chip debugger. Refer to "Appendix 2 Connecting examples for serial writer and on-chip debugging emulator". Refer to the respective on-chip debugger manual for the details of the on-chip debugger. Next, here are some explanations for the respective functions. Debugging the user system which uses these functions is not available. When using the on-chip debugger, design the system without using these functions in advance. Additionally, the on-chip debugger uses the address 0C00016 to 0C7FF16 of the flash memory, thus avoid using for the user system.

18.1 Address match interrupt

The interrupt request is generated right before the arbitrary address instruction is executed. The debugger break function uses the address match interrupt. Refer to "10.4 Address match interrupt" for the details of the address match interrupt. Also, avoid setting the address match interrupt (the registers of AIER, RMAD0, RMAD1 and the fixed vector tables) with using the user system when using the on-chip debugger.

18.2 Single step interrupt

The interrupt request is generated every time one instruction is executed. The debugger single step function uses the single step interrupt. The other interrupt is not generated when using the single step interrupt. The single step interrupt is only for the developed support tool.

18.3 UART1

The UART1 is used for the communication with the debugger (or the personal computer). Refer to "13. Serial Interface" for the details of UART1. Also, avoid using the UART1 and the functions (P0o/AN7 and P37) which share the UART1 pins.

18.4 BRK instruction

The BRK interrupt request is generated. Refer to "10.1 Interrupt overview" and "R8C/Tiny series software manual". Also, avoid using the BRK instruction with using the user system when using the on-chip debugger.



19. Usage Notes

19.1 Stop Mode and Wait Mode

19.1.1 Stop Mode

When entering stop mode, set the CM10 bit to "1" (stop mode) after setting the FMR01 bit to "0" (CPU rewrite mode disabled). The instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit in the CM1 register to "1" (stop mode) and the program stops. Insert at least 4 NOP instructions after inserting the JMP.B instruction immediately after the instruction which sets the CM10 bit to "1".

Use the next program to enter stop mode.

• Program of entering stop mode

```
BCLR
                1, FMR0
                           ; CPU rewrite mode disabled
     BSET
               0. PRCR
                           : Protect exited
     BSET
               0, CM1
                           ; Stop mode
     JMP.B
               LABEL_001
LABEL 001:
     NOP
     NOP
     NOP
     NOP
```

19.1.2 Wait Mode

When entering wait mode, execute the WAIT instruction after setting the FMR01 bit to "0" (CPU rewrite mode disabled). The instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least 4 NOP instructions after the WAIT instruction.

Also, the value in the specific internal RAM area may be rewritten when exiting wait mode if writing to the interna RAM area before executing the WAIT instruction and entering wait mode. The area for a maximum of 3 bytes is rewirtten from the following address of the internal RAM in which the writing is performed before the WAIT instruction. If this causes a problem, avoid by inserting the JMP.B instruction between the writing instruction to the internal RAM area and WAIT instruction as shown in the following program example.

• Example to execute WAIT instruction

```
Program Example
                  MOV.B
                              #055h,0601h
                                              ; Write to internal RAM area
                  JMP.B
                              LABEL 001
             LABEL 001:
                  FSET
                                              ; Interrupt enabled
                  BCLR
                              1.FMR0
                                              ; CPU rewrite mode disabled
                  WAIT
                                              ; Wait mode
                  NOP
                  NOP
                  NOP
                  NOP
```

When accessing any area other than the internal RAM area between the writing instruction to the internal RAM area and execution of the WAIT instruction, this situation will not occur.



19.2 Interrupt

19.2.1 Reading Address 0000016

Do not read the address 0000016 by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 0000016 in the interrupt sequence. At this time, the acknowledged interrupt IR bit is set to "0".

If the address 0000016 is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to "0". This may cause a problem that the interrupt is canceled, or an unexpected interrupt is generated.

19.2.2 SP Setting

Set any value in the SP before an interrupt is acknowledged. The SP is set to "000016" after reset. Therefore, if an interrupt is acknowledged before setting any value in the SP, the program may run out of control.

19.2.3 External Interrupt and Key Input Interrupt

Either an "L" level or an "H" level of at least 250ns width is necessary for the signal input to the $\overline{\text{INT}_0}$ to $\overline{\text{INT}_3}$ pins and $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$ pins regardless of the CPU clock.

19.2.4 Watchdog Timer Interrupt

Reset the watchdog timer after a watchdog timer interrupt is generated.



19.2.5 Changing Interrupt Factor

The IR bit in the interrupt control register may be set to "1" (interrupt requested) when the interrupt factor is changed. When using an interrupt, set the IR bit to "0" (interrupt not request) after changing the interrupt factor. In addition, the changes of interrupt factors include all elements that change the interrupt factors assigned to individual software interrupt numbers, polarities, and timing. Therefore, when a mode change of the peripheral functions involves interrupt factors, edge polarities, and timing, set the IR bit to "0" (interrupt not requested) after the change. Refer to each peripheral function for the interrupts caused by the peripheral functions.

Figure 19.1 shows an Example of Procedure for Changing Interrupt Factor.




Figure 19.1 Example of Procedure for Changing Interrupt Factor

19.2.6 Changing Interrupt Control Register

(1) Each interrupt control register can only be changed while interrupt requests corresponding to that register are not generated. If interrupt requests may be generated, disable the interrupts before changing the interrupt control register.

(2) When changing any interrupt control register after disabling interrupts, be careful with the instruction to be used.

When Changing Any Bit Other Than IR Bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (interrupt requested), and the interrupt request may be ignored. If this causes a problem, use the following instructions to change the register.

Instructions to use: AND, OR, BCLR, BSET

When Changing IR Bit

If the IR bit is set to "0" (interrupt not requested), it may not be set to "0" depending on the instruction used. Use the MOV instruction to set the IR bit to "0".

(3) When disabling interrupts using the I flag, set the I flag according to the following sample programs. Refer to (2) for the change of interrupt control registers in the sample programs.

Sample programs 1 to 3 are preventing the I flag from being set to "1" (interrupt enabled) before writing to the interrupt control registers for reasons of the internal bus or the instruction queue buffer.

Example 1: Use NOP instructions to prevent I flag being set to "1" before interrupt control register is changed

```
INT_SWITCH1:
FCLR I ; Disable interrupts
AND.B #00H, 0056H ; Set TXIC register to "0016"
NOP
NOP
FSET I ; Enable interrupts
```

Example 2: Use dummy read to have FSET instruction wait

```
INT_SWITCH2:
FCLR I ; Disable interrupts
AND.B #00H, 0056H ; Set TXIC register to "0016"
MOV.W MEM, R0 ; <u>Dummy read</u>
FSET I ; Enable interrupts
```

Example 3: Use POPC instruction to change I flag

```
INT_SWITCH3:
PUSHC FLG
FCLR I ; Disable interrupts
AND.B #00H, 0056H ; Set TXIC register to "0016"
POPC FLG ; Enable interrupts
```

19.3 Clock Generation Circuit

19.3.1 Oscillation Stop Detection Function

Since the oscillation stop detection function cannot be used if the main clock frequency is below 2MHz, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled).

19.3.2 Oscillation Circuit Constants

Ask the maker of the oscillator to specify the best oscillation circuit constants on your system.



19.4 Timers

19.4.1 Timers X, Y and Z

(1) Timers X, Y and Z stop counting after reset. Therefore, a value must be set to these timers and prescalers before starting counting.

(2) Even if the prescalers and timers are read out simultaneously in 16-bit units, these registers are read byte-by-byte in the microcomputer. Consequently, the timer value may be updated during the period these two registers are being read.

19.4.2 Timer X

- (1) Do not rewrite the TXMOD0 to TXMOD1 bits, the TXMOD2 bit and TXS bit simultaneously.
- (2) In pulse period measurement mode, the TXEDG bit and TXUND bit in the TXMR register can be set to "0" by writing "0" to these bits in a program. However, these bits remain unchanged when "1" is written. To set one flag to "0" in a program, write "1" to the other flag by using the MOV instruction. (This prevents any unintended changes of flag.)

Example (when setting TXEDG bit to "0"):

MOV.B #10XXXXXXB,008BH

- (3) When changing to pulse period measurement mode from other mode, the contents of the TXEDG bit and TXUND bit are indeterminate. Write "0" to the TXEDG bit and TXUND bit before starting counting.
- (4) The prescaler X underflow which is generated for the first time after the count start may cause that the TXEDG bit is set to "1". When using the pulse period measurement mode, leave more than two periods of the prescaler X right after count starts and set the TXEDG bit to "0".

19.4.3 Timer Y

(1) Do not rewrite the TYMOD0 and TYS bits simultaneously.

19.4.4 Timer Z

- (1) Do not rewrite the TZMOD0 to TZMOD1 bits and the TZS bit simultaneously.
- (2) In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TZS bit in the TC register to "0" (stops counting) or setting the TZOS bit in the TZOC register to "0" (stops one-shot), the timer reloads the value of reload register and stops. Therefore, the timer count value should be read out in programmable one-shot generation mode and programmable wait one-shot generation mode before the timer stops.

19.4.5 Timer C

(1) Access the TC, TM0 and TM1 registers in 16-bit units.

This prevents the timer value from being updated between the low-order byte and high-order byte are being read.

Example (when Timer C is read):

MOV.W 0090H,R0 ; Read out timer C



19.5 Serial Interface

(1) When reading data from the UiRB (i=0,1) register even in the clock asynchronous serial I/O mode or in the clock synchronous serial I/O mode. Be sure to read data in 16-bit unit. When the high-byte of the UiRB register is read, the PER and FER bits of the UiRB register and the RI bit of the UiC1 register are set to "0".

Example (when reading receive buffer register):

MOV.W 00A6H, R0 ; Read the U0RB register

(2) When writing data to the UiTB register in the clock asynchronous serial I/O mode with 9-bit transfer data length, data should be written high-byte first then low-byte in 8-bit unit.

Example (when reading transmit buffer register):

MOV.B #XXH, 00A3H ; Write the high-byte of U0TB register MOV.B #XXH, 00A2H ; Write the low-byte of U0TB register

19.6 A/D Converter

(1) When writing to each bit but except bit 6 in the ADCON0 register, each bit in the ADCON1 register, or the SMP bit in the ADCON2 register, A/D conversion must be stopped (before a trigger occurs). When the VCUT bit in the ADCON1 register is changed from "0" (VREF not connected) to "1" (VREF connected), wait at least 1 µs before starting A/D conversion.

- (2) When changing AD operation mode, select an analog input pin again.
- (3) In one-shot mode, A/D conversion must be completed before reading the AD register. The IR bit in the ADIC register or the ADST bit in the ADCON0 register can indicates whether the A/D conversion is completed or not.
- (4) In repeat mode, the undivided main clock must be used for the CPU clock.
- (5) If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. If the ADST bit is set to "0" in a program, ignore the value of AD register.
- (6) A 0.1 µF capacitor should be connected between the AVcc/VREF pin and AVss pin.

19.7 Flash Memory Version

19.7.1 CPU Rewrite Mode

Operation Speed

Before entering CPU rewrite mode (EW0 mode), select 5MHz or below for the CPU clock using the CM06 bit in the CM0 register and the CM16 to CM17 bits in the CM1 register. This usage note is not needed for EW1 mode.

Instructions Diabled Against Use

The following instructions cannot be used in EW0 mode because the flash memory internal data is referenced: UND, INTO and BRK instructions.

How to Access

Write "0" to the corresponding bits before writing "1" when setting the FMR01, FMR02, and FMR11 bits to "1". Do not generate an interrupt between writing "0" and "1".

Rewriting User ROM Area

In EW0 mode, if the power supply voltage drops while rewriting any block in which the rewrite control program is stored, the flash memory may not be able to be rewritten because the rewrite control program cannot be rewritten correctly. In this case, use stnadard serial I/O mode.

Reset Flash Memory

Since the CPU stops and cannot return when setting the FMSTP bit in the FMR0 register to "1" (flash memory stops) during erase suspend in EW1 mode, do not set the FMSTP bit to "1".

Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

Interrupt

Table 19.1 list the Interrupt in EW0 Mode and Table 19.2 lists the Interrupt in EW1 Mode.

Table 19.1 Interrupt in EW0 Mode

Mode	Status	When maskable	When watchdog timer, oscillation stop detection, and
		interrupt request is	voltage detection interrupt request are acknowledged
		acknowledged	
EW0	During auto-	Any interrupt can be	Once an interrupt request is acknowledged, the auto-
	matic erasing	used by allocating a	programming or auto-erasing is forcibly stoped and
		vector to RAM	resets the flash memory. An interrupt process starts
			after the fixed period and the flash memory restarts.
	Automatic	-	Since the block during the auto-erasing or the address
	writing		during the auto-programming is forcibly stopped, the
	Witting		normal value may not be read. Execute the auto-eras-
			ing again and ensure the auto-erasing is completed
			normally.
			Since the watchdog timer does not stop during the
			command operation, the interrupt request may be
			generated. Reset the watchdogi timer regularly.

NOTES:

- 1. Do not use the address match interrupt while the command is executed because the vector of the address match interrupt is allocated on ROM.
- 2. Do not use the non-maskable interrupt while Block 0 is automatically erased because the fixed bector is allocated Block 0.

Table 19.2 Interrupt in EW1 Mode

Mode	Status	When maskable interrupt	When watchdog timer, oscillation stop detection and
		request is acknowledged	voltage detection interrupt request area acknowledged
EW1	During auto-	The auto-erasing is sus-	Once an interrupt request is acknowledged,
	matic erasing	pended and the interrupt pro-	the auto-programming or auto-erasing is forc-
	(erase-sus-	cess is executed. The auto-	ibly stopped and resets the flash memory. An
	pend function	erasing can be restarted by	interrupt process starts after the fixed period
	is enabled)	setting the FMR41 bit in the	and the flash memory restarts. Since the block
		FMR4 register to "0" (erase	during the auto-erasing or the address during
		restart) after the interrupt	the auto-programming is forcibly stopped, the
		process completes	normal value may not be read. Execute the
	During auto-	The auto-erasing has a prior-	auto-erasing again and ensure the auto-eras-
	matic erasing	ity and the interrupt request	ing is competed normally. Since the watchdog
	(erase-sus-	acknowledgement is waited.	timer does not stop during the command op-
	pend func-	The interrupt process is ex-	eration, the interrupt request may be gener-
	tion is dis-	ecuted after the auto-erasing	ated. Reset the watchdog timer regularly using
	abled)	completes	the erase-suspend function.
	Auto	The auto-programming has a	
	programming	priority and the interrupt re-	
		quest acknowledgement is	
		waited. The interrupt process	
		is executed after the auto-	
		programming completes	

NOTES:

- 1. Do not use the address match interrupt while the command is executed because the vector of the address match interrupt is allocated on ROM.
- 2. Do not use the non-maskable interrupt while Block 0 is automatically erased because the fixed bector is allocated Block 0.

19.8 Noise

(1) Bypass Capacitor between Vcc and Vss Pins Insert a bypass capacitor (at least 0.1 μF) between Vcc and Vss pins as the countermeasures against noise and latch-up. The connecting wires must be the shortest and widest possible.

(2) Port Control Registers Data Read Error

During severe noise testing, mainly power supply system noise, and introduction of external noise, the data of port related registers may changed. As a firmware countermeasure, it is recommended to periodically reset the port registers, port direction registers and pull-up control registers. However, you should fully examine before introducing the reset routine as conflicts may be created between this reset routine and interrupt routines (i. e. ports are switched during interrupts).

(3) CNVss Pin Wiring

In order to improve the pin tolerance to noise, insert a pull down resistance (about 5 k Ω) between CNVss and Vss, and placed as close as possible to the CNVss pin.


20. Usage notes for on-chip debugger

When using the on-chip debugger to develop the R8C/13 group program and debug, pay the following attention.

- (1) Do not use P0₀/AN₇/TxD₁₁ pin and P3₇/TxD₁₀/RxD₁ pin.
- (2) When write in the PD3 register (00E7₁₆ address), set bit 7 to "0".
- (3) Do not access the related serial interface 1 register.
- (4) Do not use from OC000₁₆ address to OC7FF₁₆ address because the on-chip debugger uses these addresses.
- (5) Do not set the address match interrupt (the registers of AIER, RMAD0, RMAD1 and the fixed vector tables) in a user system.
- (6) Do not use the BRK instruction in a user system.
- (7) Do not set the b5 to "0" by a user program since the on-chip debugger uses after setting the b5 in the FMR0 register to "1".
- (8) The stack pointer with up to 8 bytes is used during the user program break. Therefore, save space of 8 bytes for the stack area.


Connecting and using the on-chip debugger has some peculiar restrictions. Refer to each on-chip debugger manual for on-chip debugger details.

Appendix 1. Package Dimensions




Appendix 2. Connecting examples for serial writer and on-chip debugging emulator


Appendix figure 2.1 shows connecting examples with USB Flash Writer and appendix figure 2.2 shows connecting examples with M16C Flash Starter.



Appendix figure 2.1 Connecting examples with USB Flash Writer (M3A-0665)



Appendix figure 2.2 Connecting examples with M16C Flash Starter (M3A-0806)




Appendix figure 2.3 shows connecting examples with emulator E7.

Appendix figure 2.3 Connecting examples with emulator E7 (HS0007TCU01H)

Appendix 3. Example of Oscillation Evaluation Circuit

Appendix Figure 3.1 shows the Example of Oscillation Evaluation Circuit.



Appendix figure 3.1 Example of Oscillation Evaluation Circuit

R8C/13 Group Register Index

Register Index

Α	Р
AD 127 ADCON0 126, 129, 131 ADCON1 126, 129, 131 ADCON2 127 ADIC 53 AIER 67	P0 143 P4 143 PD0 143 PD1 143 PD3 143 PD4 143
C	PM0 45
CM0 31 CM1 31 CMP0IC 53 CMP1IC 53	PM1 45 PRCR 44 PREX 72 PREY 81 PREZ 89
D	PUM 82, 84, 86, 90, 92, 94, 96, 99
D4INT 23 DRR 144	PUR0 144 PUR1 144
F	R
FMR0 171 FMR1 172	RMAD0 67 RMAD1 67
FMR4 172	S
Н	S0RIC 53
HR0 33 HR1 33	S0TIC 53 S1RIC 53 S1TIC 53
I	Т
INTOF 60 INT1IC 53 INT2IC 53 INT3IC 53 INTEN 60	TC 103 TCC0 65, 103 TCC1 65, 104 TCIC 53 TCOUT 104
K	TCSS 72, 82, 90
KIEN 65 KUPIC 53	TM0 103 TM1 103 TX 72
0	TXIC 53
OCD 32	TXMR 62, 71, 73, 74, 75, 76, 78

R8C/13 Group Register Index

```
TYPR 81
TYSC 81
TYZMR 62, 80, 84, 86, 88, 92, 94, 96, 99
TYZOC 81, 89
TZIC 53
TZPR 89
TZSC 89
U
U0BRG 111
U0C0 112
U0C1 113
U0MR 112
U0RB 111
U0TB 111
U1BRG 111
U1C0 112
U1C1 113
U1MR 112
U1RB 111
U1TB 111
UCON 113
٧
VCR1 22
VCR2 22
W
WDC 69
```

WDTR 69 WDTS 69

Rev.	Date	Description		
		Page	Summary	
0.10	Nov 05, 2003	_	First edition issued	
	Sep 10, 2004		Words standardized (on-chip oscillator, serial interface, A/D) Table 1.1 revised Figure 1.3, NOTES a added Table 1.3 revised Figure 3.1, NOTES added One body sentence in chapter 4 added; Titles of Table4.1 to 4.4 added Table 4.3 revised; Table 4.4 revised In 5.1.2, body sentences added Figure 5.8 revised Figure 5.9 revised Figure 5.10 revised Figure 5.10 revised Figure 5.11 revised Figure 5.12 revised Line 10 in 5.4.2 revised One sentence in 5.4.2 deleted Table 5.3 revised Table 6.1 revised Figure 6.1 revised Figure 6.2 revised (CM0 and CM1) Figure 6.2 revised (HR0) In 6.4.3, INT3 interrupt added One sentence in "Pin Status in Stop Mode" added One sentence in "10.2.1 added One body sentence in 10.2.1 added One body sentence in 10.2.1 added One body sentence in 10.2.1 added Tigure 11.1 revised Figure 11.1 revised Figure 11.1 revised Figure 11.2 revised Figure 11.2 revised Table 12.3 revised Table 12.3 revised Table 12.6 revised Table 12.7 revised Table 12.6 revised; Figure 12.9 revised Table 12.6 revised; Figure 12.18 revised Table 12.7 revised Table 12.1 revised Figure 12.31 revised Figure 12.32 revised Table 12.1 revised Figure 12.32 revised Table 12.1 revised Figure 12.32 revised Figure 12.33 revised Figure 12.33 revised Figure 12.34 revised Figure 12.34 revised Figure 12.35 revised Figure 12.35 revised Figure 12.35 revised Figure 12.37 revised Figure 12.37 revised Figure 12.38 revised (TCC1 and TCOUT) Figure 12.31 revised Figure 12.34 revised Figure 12.34 revised Figure 12.35 revised Figure 12.34 revised	

Rev.	Date	Description			
		Page	Summary		
1.00	Sep 10, 2004	110 118 122 132 133 140 141 142 143 144 145 146 147 149 150 151 153 157 158 159 160 162 163 165 166 168 175-186 187 191 192-193	Figure 13.2 revised 13.1.3 revised Figure 13.10 revised Figure 13.10 revised Figure numbers in 15.1.1, 15.1.2, 15.1.3 and 15.1.4 revised Figure 15.1 revised (P10 to P12) Table 15.1 revised Table 16.2 revised Table 16.2 revised Table 16.3 revised Table 16.4 and 16.5 revised Table 16.6, 16.7 and 16.8 revised; Figure 16.3 revised Table 16.9 and 16.11 revised Table 16.12 revised Table 16.13 revised Table 16.13 revised Table 16.17 revised Table 16.18 revised Table 16.19 revised Table 16.20 and 16.24 revised Table 17.1 "Number of program and erasure" revised (1,000 times) Line 2 and 8 in 17.4.2 revised Figure number in FMSTP bit revised; FMR16 bit revised Figure 17.3 revised Figure 17.7 revised (FMR4) Figure 17.7 revised (FMR4) Figure 17.7 revised Figure title revised Table 17.6 revised Compositions in Chapter 19 modified; 19.3 added; 19.4.5 revised; 19.7 revised Appendix 3 added Page numbers in Register Index revised		
1.10	Apr.27.2005	4 5 10 12 14 15 19 21 22 29 31 32 33 34 36 37 38 41 42	Table 1.2, Figure 1.2 package name revised Figure 1.3 package name revised Table 4.1 revised Table 4.3 revised 5.1.1 partly revised Figure 5.2 partly revised Figure 5.6 partly added 5.4 partly revised Figure 5.8 partly revised Table 6.1 partly added Figure 6.2 partly revised Figure 6.3 partly revised Figure 6.4 partly deleted 6.1 partly revised 6.3.1 partly deleted 6.4.1 partly revised Table 6.2 partly revised Figure 6.6 revised Figure 6.7 deleted Figure 6.7 deleted Figure 6.7 deleted Figure 6.7 deleted		

Rev.	Date		Description
		Page	Summary
1.10	Apr.27.2005	42	Table 6.4 partly deleted
	'		6.5.1 partly revised
		69	Figure 11.2 partly revised
		78	Figure 12.9 partly revised
		95	Table 12.11 partly revised
		98	Table 12.12 partly revised
		103	Figure 12.31 partly revised
		120	Table 13.6 partly revised
		123	13.2.3 Bit Rate added
		132	Figure 14.6 partly revised
		133	14.4 added 14.5 added
		134	14.5 added 14.6 added
		136	Figure 15.1 revised
		137	Figure 15.2 revised
		138	Figure 15.3 revised
		139	Figure 15.4 revised
		143-148	15.2 added
		149	Table15.24 partly revised
			Figure 15.10 added
		151	Table 16.3 partly revised
		152	Table 16.4, Table 16.5 partly added
		153	Table 16.7, 16.8 revised
		154	Table 16.10 partly revised
		4=0	Table 16.11 partly revised
		158	Table 16.18 partly revised
		163	Figure 17.1 revised
		165 170	Table 17.3 partly added Figure 17.5 added
		170	Program Command partly revised
		175	Figure 17.11 partly added
		181	Figure 17:11 party added
		183	18.1 partly revised
		188	19.3.2 added
		189	19.4.4 partly revised
		191	19.6 partly revised
		192	19.7.1 partly added
		196	20 partly revised
		197	Package Dimensions revised
1.20	Jan.27.2006	2	Table 1.1 Performance outline revised
		3	Figure 1.1 Block diagram partly revised
		4	1.4 Product Information, title of Table 1.2
			"Product List" → "Product Informaton" revised
			ROM capacity; "Program area" → "Program ROM", "Data area" → "Data flash" revised
			Figure 1.2 Type No., Memory Size, and Package partly revised
		6	Table 1.3 Pin description Timer C revised
		7-8	2 Central Processing Unit (CPU) revised
			Figure 2.1 CPU register revised

Rev.	Date		Description
		Page	Summary
1.20	Jan.27.2006	9 10 11 12 13 15 18	Summary 3 Memory, Figure 3.1 Memory Map; "Program area" → "Program ROM", "Data area" → "Data flash" revised Table 4.1 SFR Information(1) NOTES:1 revised Table 4.2 SFR Information(2) NOTES:1 revised Table 4.3 SFR Information(3); 008116: "Prescaler Y" → "Prescaler Y Register" 008216: "Timer Y Secondary" → "Timer Y Secondary Register" 008316: "Timer Y Primary" → "Timer Y Primary Register" 008516: "Prescaler Z" → "Prescaler Z Register" 008616: "Timer Z Secondary" → "Timer Z Secondary Register" 008716: "Timer Z Primary" → "Timer Z Primary Register" 008C16: "Prescaler X" → "Prescaler X Register" revised NOTES:1, 2 revised Table 4.4 SFR Information(4) NOTES:1 revised Figure 5.2 Reset Sequence; "72cycles" → "64cycles" revised 5.1.3 Power-on Reset Function revised
		29 32 35 38 42 46 51 59 71 74 88 102	6 Clock Generation Circuit; "(oscillation stop detect function)" → "(oscillation stop detection function)" revised Table 6.1 Clock Generation Circuit Specifications NOTES: 2 deleted Figure 6.3 OCD Register NOTES: 3 partly deleted 6.2.1 Low-Speed On-Chip Oscillator Clock; "The application products to accommodate the frequency range." → "The application products for the frequency change." revised Table 6.2 Setting Clock Related Bit and Modes CM13 added 6.5.1 How to Use Oscillation Stop Detection Function: "This function cannot is below 2 MHz." added Table 9.1 Bus Cycles for Access Space, Table 9.2 Access Unit and Bus Operation; "SFR" → "SFR, Data flash", ROM/RAM" → "Program ROM/RAM" revised Table 10.2 Relocatable Vector Tables; "A/D" → "A/D Conversion" revised Figure 10.9 Interrupts Priority Select Circuit NOTES: 1 deleted Figure 12.1 Timer X Block Diagram; "Peripheral data bus" → "Data bus" revised Table 12.3 Pulse Output Mode Specifications NOTES: 1 added Figure 12.18 Timer Z Block Diagram; "Peripheral data bus" → "Data bus" revised Figure 12.30 CMP Waveform Output Unit revised
		107 108 111 112 113 120 125 135 138	Table 12.14 Output Compare Mode Specifications NOTES: 2 revised Figure 12.34 Operation Example of Timer C in Output Compare Mode revised Figure 13.3 U0TB to U1TB Registers, U0RB and U1RB Registers, and U0BRG and U1BRG Registers; UARTi transmit buffer register (i=0, 1) revised UARTi bit rate register (i=0, 1); NOTES: 3 added Figure 13.4 U0MR to U1MR Registers and U0C0 and U1C0 Registers; UARTi transmit/receive control register 0 (i=0, 1); NOTES: 1 added Figure 13.5 U0C1 and U1C1 Registers and UCON Register; UART transmit/receive control register 2; NOTES: 2 added Table 13.5 Registers to Be Used and Settings in UART Mode; UiBRG: "−" → "0 to 7" revised Figure 14.1 A/D Converter Block Diagram "Vref" → "Vcom" revised 14.7 Output Impedance of Sensor under A/D Conversion added Figure 15.1 Programmable I/O Ports (1); NOTES: 1 added

Rev.	Date	Description	
		Page	Summary
1.20	Jan.27.2006	139 140 141 142	Figure 15.2 Programmable I/O Ports (2); NOTES: 1 added Figure 15.3 Programmable I/O Ports (3); NOTES: 1 added Figure 15.4 Programmable I/O Ports (4); NOTES: 1 added Figure 15.5 Programmable I/O Ports (5); NOTES: 3 added
		146	Table 15.9 Port P1o/Klo/ANs/CMP0o Setting;
		147	Setting value: Output port, P1 deleted Table 15.10 Port P1 ₁ /Kl ₁ /AN ₉ /CMP0 ₁ Setting; Setting value: Output port, P1 deleted Table 15.11 Port P1 ₂ /Kl ₂ /AN ₁₀ /CMP0 ₂ Setting;
		149	Setting value: Output port, P1 deleted Table 15.17 Port P30/CNTR0/CMP10 Setting; P3 deleted Table 15.18 Port P31/TZout/CMP11 Setting;
			P3 deleted Table 15.19 Port P3 ₂ /INT ₂ /CNTR ₁ /CMP1 ₂ Setting; P3 deleted
		150	Table 15.20 Port P3 $_3/INT_3/TC_{IN}$ Setting; Bit: "PD3 $_1$ " \rightarrow "PD3 $_3$ " Table 15.22 Port P4 $_5/INT_0$ Setting; Bit: "PD3 $_3$ " \rightarrow "PD4 $_5$ " Table 15.23 Port X $_{IN}/P4_6$, XOUT/P4 $_7$ Setting; Setting value: External input to X $_{IN}$ pin, "H" output from XOUT pin; CM1: "1" \rightarrow "0", CM0: "0" \rightarrow "1", Feedback resistance: "OFF" \rightarrow "ON"
		152 153	Table 16.2 Recommended Operating Conditions; NOTES: 1, 2, 3 revised Table 16.3 A/D Conversion Characteristics; "A/D operation clock frequency" → "A/D operating clock frequency" revised NOTES: 1, 2, 3, 4 revised
		154	Table 16.4 Flash Memory (Program ROM) Electrical Characteristics; "Data retention duration" → "Data hold time" revised "Topr" → "Ambient temperature" revised NOTES: 1 to 7 added
		155	Measuring condition of byte program time and block erase time deleted Table 16.5 Flash Memory (Data flash Block A, Block B) Electrical characteristics "Data retention duration" → "Data hold time" revised "Topr" → "Ambient temperature" revised NOTES: 1, 3 revised, NOTES: 9 added
		156	Measuring condition of byte program time and block erase time deleted Table 16.7 Reset Circuit Electrical Characteristics (When Using Hardware Reset 2) NOTES: 3 (Vpor1) added
		157	Table 16.9 High-speed On-Chip Oscillator Circuit Electrical Characteristics; "High-speed on-chip oscillator temperature dependence" → "High-speed on-chip oscillator frequency temperature dependence" revised Table 16.11 Electrical Characteristics (1) [Vcc=5V]; "P1₀ to P1७ Except Xout" → "Except P1₀ to P1७, Xout" revised
		158	Table 16.12 Electrical Characteristics (2) [Vcc=5V]; NOTES: 1, 2 revised Measuring condition: Stop mode "Topr=25 °C" added
		161	Table 16.18 Electrical Characteristics (3) [Vcc=3V] "P1₀ to P1₂ Except Xout" → "Except P1₀ to P1₂, Xout" revised
		162	Table 16.19 Electrical Characteristics (4) [Vcc=3V]; NOTES: 1, 2 revised Measuring condition: Stop mode "Topr=25 °C" added

Rev.	Date	Description		
		Page	Summary	
1.20	Jan.27.2006	166 171	17.2 Memory Map; "The user ROM Block B, inarea which" → "The user ROM Block B (data flash), inarea (program ROM) which" revised Figure 17.1 Flash Memory Block Diagram revised Figure 17.3 FMR0 Register; NOTES: 7 added	
		172	Figure 17.4 FMR1 Register and FMR4 Register; Flash memory control register 4 NOTES: 2 "Other than this period, this bit is set to "0"." revised	
		178	Figure 17.11 Block Erase Flow Chart (When Using Erase-suspend Function); "Write 'D0₁6' to the uppermost block address" → "Write 'D0₁6' to the any block address" revised	
		181 183	Figure 17.12 Full Status Check and Handling Procedure for Each Error revised Table 17.7 Pin Functions (Flash Memory Standard Serial I/O Mode); RESET: revised	
		187	 19.1.1 Stop Mode; "Use the next program to enter stop mode." added "• Example of entering stop mode" → "• Program of entering stop mode" revised "Program Example" deleted 	
		191	19.3.1 Oscillation Stop Detection Function "Since the oscillation stop is 2 MHz or below," \rightarrow "Since the oscillation stop is below 2 MHz," revised	
		201	Appendix figure 2.2 Connecting examples with M16C Flash Starter (M3A-0806); NOTES: 1 revised Pulled up added	

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL R8C/13 Group

Publication Data: Rev.0.10 Nov 05, 2003

Rev.1.20 Jan 27, 2006

 $\label{eq:Published_by: Sales Strategic Planning Div.} \label{eq:Published_by: Sales Strategic Planning Div.}$

Renesas Technology Corp.

