

Instruction Set Principles and Examples

Classifying Instruction Set Architectures



Classifying Instruction Set Architectures

$$C=A+B$$

| Stack | Accumulator | Register (Register-Memory) | Register (Load-Store) |
|----------------------------------|----------------------------|-------------------------------------|--|
| Push A Push B Add Pop C | Load A Add B Store C | Load R1,A Add R1,B Store C,R1 | Load R1,A Load R2,B Add R3,R1,R2 Store C,R3 |

- Explicit operand
- Implicit operand
- *Stack architecture*
 - operands are implicitly on the top of the stack
- *Accumulator*
 - one operand is implicitly the accumulator
- *General Purpose Register (GPR) architecture*
 - only explicit operands

Advantages of GPR Architecture

- Reasons using registers:
 - ❑ Faster than memory
 - ❑ More efficient for a compiler to use than other forms of internal storage.
- $(A*B)-(B*C)-(A*D)$
 - ❑ may be evaluated by doing the multiplications in any order, which may be more efficient (because of the **location of the operands** or because of **pipelining** concerns)
 - ❑ on a **stack** computer the hardware must evaluate the expression **in only one order**, since operands are hidden on the stack, and it may have to load an operand multiple times.

Advantages of GPR Architecture

- Registers can be used to hold variables.
- When variables are allocated to registers, the **memory traffic reduces**, the program speeds up
- **Code density improves** (since a register can be named with fewer bits than can a memory location)

How many registers are sufficient?

- Depends on the effectiveness of the compiler.
- Most compilers reserve registers for
 - Expression evaluation
 - parameter passing
 - hold variables
- Modern compiler technology and its ability to **effectively use larger number of registers** has led to **an increase in register counts** in more recent architectures.

ALU instructions

| # Memory Address | Max # Operands | Examples |
|------------------|----------------|---------------------------------------|
| 0 | 3 | SPARC, MIPS, PowerPC, ALPHA |
| 1 | 2 | Intel 80x86, Motorola 68000 |
| 2 | 2 | VAX (also have three-operand formats) |
| 3 | 3 | VAX (also have two-operand formats) |


Comparisons

| Type | Advantages | Disadvantages |
|------------------|--|---|
| Reg-reg (0,3) | <ul style="list-style-type: none">■ Simple, fixed-length■ Simple code-generation■ Take similar CPI | <ul style="list-style-type: none">■ Higher IC■ Lower instruction density leads to larger program |
| Reg-mem (1,2) | <ul style="list-style-type: none">■ Data can be accessed without loading instruction■ Format easy to encode | <ul style="list-style-type: none">■ Operands are not equivalent■ CPI varies |
| Mem-mem (3,3) | <ul style="list-style-type: none">■ Most compact■ Doesn't waste reg for temp | <ul style="list-style-type: none">■ Large variation in instruction size■ Large variation in CPI■ Memory bottleneck (not used today) |

Memory Addressing


- **Interpreting Memory Addresses**
- Instruction sets discussed here are byte addressed and provide access for bytes (8 bits), half words (16 bits), and words (32 bits), double words (64 bits)
- Two different conventions for **ordering the bytes** within a larger object.

- *Little Endian*



puts the byte whose address is “x . . . x000” at the least-significant position in the double word

- *Big Endian*



puts the byte whose address is “x . . . x000” at the most significant position in the double word (the big end)

Aligned and misaligned addresses

- In some computers, accesses to objects larger than a byte must be *aligned*.
- An access to an object of size s bytes at byte address A is aligned if $A \bmod s = 0$.

| Width of object | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|-----------------------|---------|------------|------------|------------|------------|------------|------------|------------|
| 1 byte (byte) | Aligned | Aligned | Aligned | Aligned | Aligned | Aligned | Aligned | Aligned |
| 2 bytes (half word) | Aligned | | Aligned | | Aligned | | Aligned | |
| 2 bytes (half word) | | Misaligned | | Misaligned | | Misaligned | | Misaligned |
| 4 bytes (word) | Aligned | | | | Aligned | | | |
| 4 bytes (word) | | Misaligned | | | | Misaligned | | |
| 4 bytes (word) | | | Misaligned | | | | Misaligned | |
| 4 bytes (word) | | | | Misaligned | | | | Misaligned |
| 8 bytes (double word) | Aligned | | | | | | | |
| 8 bytes (double word) | | Misaligned | | | | | | |
| 8 bytes (double word) | | | Misaligned | | | | | |
| 8 bytes (double word) | | | | Misaligned | | | | |
| 8 bytes (double word) | | | | | Misaligned | | | |
| 8 bytes (double word) | | | | | | Misaligned | | |
| 8 bytes (double word) | | | | | | | Misaligned | |
| 8 bytes (double word) | | | | | | | | Misaligned |

Addressing Mode

- Register
- Immediate (for constants)
- Displacement
- Register Indirect
- Indexed
- Direct/Absolute
- Memory Indirect


Addressing Modes

| Addressing mode | Example instruction | Meaning | When used |
|--------------------|---------------------|--|---|
| Register | Add R4,R3 | $\text{Regs}[R4] \leftarrow \text{Regs}[R4] + \text{Regs}[R3]$ | When a value is in a register. |
| Immediate | Add R4,#3 | $\text{Regs}[R4] \leftarrow \text{Regs}[R4] + 3$ | For constants. |
| Displacement | Add R4,100(R1) | $\text{Regs}[R4] \leftarrow \text{Regs}[R4] + \text{Mem}[100 + \text{Regs}[R1]]$ | Accessing local variables (+ simulates register indirect, direct addressing modes). |
| Register indirect | Add R4,(R1) | $\text{Regs}[R4] \leftarrow \text{Regs}[R4] + \text{Mem}[\text{Regs}[R1]]$ | Accessing using a pointer or a computed address. |
| Indexed | Add R3,(R1+R2) | $\text{Regs}[R3] \leftarrow \text{Regs}[R3] + \text{Mem}[\text{Regs}[R1] + \text{Regs}[R2]]$ | Sometimes useful in array addressing: R1 = base of array; R2 = index amount. |
| Direct or absolute | Add R1,(1001) | $\text{Regs}[R1] \leftarrow \text{Regs}[R1] + \text{Mem}[1001]$ | Sometimes useful for accessing static data; address constant may need to be large. |
| Memory indirect | Add R1,@(R3) | $\text{Regs}[R1] \leftarrow \text{Regs}[R1] + \text{Mem}[\text{Mem}[\text{Regs}[R3]]]$ | If R3 is the address of a pointer p , then mode yields $*p$. |

Addressing Modes


| | | | |
|---------------|---------------------|--|--|
| Autoincrement | Add R1, (R2)+ | $\begin{aligned}\text{Regs}[R1] &\leftarrow \text{Regs}[R1] \\ &\quad + \text{Mem}[\text{Regs}[R2]] \\ \text{Regs}[R2] &\leftarrow \text{Regs}[R2] + d\end{aligned}$ | Useful for stepping through arrays within a loop. R2 points to start of array; each reference increments R2 by size of an element, d . |
| Autodecrement | Add R1, -(R2) | $\begin{aligned}\text{Regs}[R2] &\leftarrow \text{Regs}[R2] - d \\ \text{Regs}[R1] &\leftarrow \text{Regs}[R1] \\ &\quad + \text{Mem}[\text{Regs}[R2]]\end{aligned}$ | Same use as autoincrement. Autodecrement/-increment can also act as push/pop to implement a stack. |
| Scaled | Add R1, 100(R2)[R3] | $\begin{aligned}\text{Regs}[R1] &\leftarrow \text{Regs}[R1] \\ &\quad + \text{Mem}[100 + \text{Regs}[R2] \\ &\quad \quad + \text{Regs}[R3] * d]\end{aligned}$ | Used to index arrays. May be applied to any indexed addressing mode in some computers. |

Frequency of the addressing mode



Immediate or Literal Addressing Mode

- immediates can be used in
 - arithmetic operations
 - comparisons (primarily for branches)
 - constants written in the code (tend to be small)
 - address constants (tend to be large)



About one-quarter of data transfers and ALU operations have an immediate operand.


Addressing Modes for Control Flow Instructions

■ PC-relative

- ❑ A displacement is added to the program counter
- ❑ advantageous because the target is often near the current instruction
- ❑ Permits the code to run independently of where it is loaded (position independence)

Branch distances between the target and the branch instruction


- choosing what branch offsets to support affects the instruction length and encoding






Encoding an Instruction Set



(a) Variable (e.g., Intel 80x86, VAX)



(b) Fixed (e.g., Alpha, ARM, MIPS, PowerPC, SPARC, SuperH)



(c) Hybrid (e.g., IBM 360/370, MIPS16, Thumb, TI TMS320C54x)

MIPS instruction types

- ❑ **Arithmetic logical**

- Add, AddU, Sub, SubU, And, Or, Xor, Nor

- ❑ **Memory Access**


- Load, Store

- ❑ **Control**

- Conditional Branch
- Unconditional Jump

Example: MIPS instruction


I-type instruction



Encodes: Loads and stores of bytes, half words, words, double words. All immediates ($rt \leftarrow rs \text{ op immediate}$)

Conditional branch instructions (rs is register, rd unused)

R-type instruction




Register-register ALU operations: $rd \leftarrow rs \text{ funct } rt$

Function encodes the data path operation: Add, Sub, . . .

Read/write special registers and moves

J-type instruction



Jump and jump and link

Trap and return from exception

VAX and MIPS

■ VAX (CISC)

- ❑ Simple compiler and code density
- ❑ Powerful addressing mode and instructions
- ❑ Efficient instruction coding
- ❑ Few registers

■ MIPS (SISC)

- ❑ High performance via pipelining
- ❑ Ease of hardware implementation
- ❑ Compatibility with highly optimizing compilers
- ❑ Simple addressing mode and instructions
- ❑ Fixed-length instruction format
- ❑ Large number of registers

Compiler Perspective


Dependencies

Language dependent;
machine independent

Somewhat language dependent;
largely machine independent

Small language dependencies;
machine dependencies slight
(e.g., register counts/types)

Highly machine dependent;
language independent



Function

Transform language to
common intermediate form

For example, loop
transformations and
procedure inlining
(also called
procedure integration)


Including global and local
optimizations + register
allocation

Detailed instruction selection
and machine-dependent
optimizations; may include
or be followed by assembler

Fallacies

- There is such a thing as a typical program.
 - Programs can vary significantly.
- An architecture with flaws cannot be successful
- You can design a flawless architecture.
 - All architecture design involves trade-offs.

Single Cycle Control and Data path




Why a Single-Cycle Implementation is not used?

- Inefficient
- The clock cycle is determined by the longest possible path
 - Load instruction: use five functional units in series: Instruction memory, register file, ALU, data memory, register file
- Other instructions could fit in a shorter clock cycle
- Therefore, although $CPI=1$, the overall performance is not good

Multi-cycle Implementation

- Each step takes 1 clock cycle
- Allows a functional unit to be used more than once per instruction, as long as it is used on different cycles
 - Help reduce the amount of hardware required
- Main advantages
 - Allow instructions to take different # of clock cycles
 - Ability to share functional units within the execution of a single instruction

Multi-cycle Implementation



Multi-cycle Implementation

- Main difference compared to single cycle implementation
 - Registers are added after every major functional unit to hold the output of that unit until the value is used in a subsequent clock cycle
 - Instruction register
 - Memory data register
 - A and B registers
 - ALUOut register

Every instruction can be implemented in at most 5 clock cycles

1. *Instruction fetch cycle (IF):*

$IR \leftarrow \text{Mem}[PC];$

$NPC \leftarrow PC + 4;$

2. *Instruction decode/register fetch cycle (ID):*

$A \leftarrow \text{Regs}[rs];$

$B \leftarrow \text{Regs}[rt];$

$\text{Imm} \leftarrow \text{sign-extended immediate field of } IR;$

Every instruction can be implemented in at most 5 clock cycles

3. *Execution/effective address cycle (EX):*

- Memory reference:

$$\text{ALUOutput} \leftarrow A + \text{Imm};$$

- Register-Register ALU instruction:

$$\text{ALUOutput} \leftarrow A \text{ func } B;$$

- Register-Immediate ALU instruction:

$$\text{ALUOutput} \leftarrow A \text{ op } \text{Imm};$$

- Branch:

$$\text{ALUOutput} \leftarrow \text{NPC} + (\text{Imm} \ll 2);$$
$$\text{Cond} \leftarrow (A == 0)$$

Every instruction can be implemented in at most 5 clock cycles

4. *Memory access/branch completion cycle (MEM):*

The PC is updated for all instructions: $PC \leftarrow NPC;$

- Memory reference:

$LMD \leftarrow Mem[ALUOutput]$ or
 $Mem[ALUOutput] \leftarrow B;$

- Branch:


if (cond) $PC \leftarrow ALUOutput$

Every instruction can be implemented in at most 5 clock cycles


5. *Write-back cycle (WB):*

- Register-Register ALU instruction:
 $\text{Regs}[\text{rd}] \leftarrow \text{ALUOutput};$
- Register-Immediate ALU instruction:
 $\text{Regs}[\text{rt}] \leftarrow \text{ALUOutput};$
- Load instruction:
 $\text{Regs}[\text{rt}] \leftarrow \text{LMD};$

Fundamental Execution Cycle



Nature of Pipelining



5 Steps of DLX Datapath

