San Jose State University Department of Computer Engineering

CMPE 125 Spring 2018

Assignment 9 Report

Title System Integration: The Full Calculator

Semester <u>Spring 2018</u> Date <u>05/08/18</u>

by

Name Nickolas Schiffer, SID 012279319

Name Salvatore Nicosia, SID 012013599

Lab Checkup Record

100%

Tasks	Performed by (signature)	Checked by (signature)	Task Successfully Completed	Task Partially Completed*	Task Failed or Not Performed*	
a	W SN	HT	Design 100%	3.7		
b	SV	HT	Testbench 10090			
c	24 24	HT	FPGA 2006			

Can be improved to handle more corner cases

^{*} Explanation and/or analysis must be given in the report.

I. INTRODUCTION

The purpose of this lab is to improve system level design knowledge and skills. In particular, for this system-level design a full calculator was designed via system integration of designs previously accomplished in other labs for the integer multiplier, small calculator, and integer divider subsystems. This system was functionally verified by designing ASM charts for the Control Unit, functionally verify and FPGA validate the Full Calculator. This was achieved through the complete FPGA implementation procedure and validation using Digilent's Nexys4 DDR board.

II. DESIGN METHODOLOGY

The design process of the Full Calculator is based on the given basic framework which allowed us to design the control unit and data path to seamlessly integrate the two modules to perform seven operations such as addition, subtraction, multiplication, division, increment/decrement and squaring. Table 3 shows the opcode of each of these operations. See Figure 1 for the framework of the Full Calculator module that combines the control unit and data path.





Figure 1: Framework of the Full Calculator

Data Path:

The data path for the Full_Calculator connects the Control Unit to submodules that transport and process data in accordance to the requested operations. Depending on the control input F, the data path will route the inputs to the correct processing module (Small_Calculator, Multiplier, or Integer Divider) and then to the output muxes and registers to be displayed. In addition, it will send an output status signal to the Control Unit every time a calculation is done through the Done_Calc status signal and when a division is complete through the Done_Div status signal. For a complete visual representation of the Full Calculator DP see figure 24 in the appendix section B, and refer to table 1 for the Data Path I/O definitions.

Control Unit:

The control unit is a module that has four control inputs, one for a Go signal that starts the state machine, the second is for the 3-bit F signal that determines the operator for the calculation, third is a reset signal, and the fourth is for a clock signal. There are also two input status signals, Done_Calc, and Done_Div. See the data path section for an explanation of their logic. Figure 25 shows the complete visual representation of the Control Unit module. The control unit is a tenstate mixed Moore and Mealy finite-state-machine. The state machine's next-state logic cycles through the ten states at the rising edge of the clock. At each state, the outputs from the control unit are changed to control in the modules within the data path. The ASM chart and state transition diagram can be found in section C of the appendix Figures 30 and 31, respectively. See Table 2 for the control unit's I/O definitions. Table 3 shows the output function table for the control unit and Figure 25 the Control Unit module. Figure 2 shows the FSM diagram.



Note: cw = {En_F, En_X, En_y, Go_Calo, Go_Div, Op_Calo, Sel_H, Sel_L, En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done}

Figure 2: FSM diagram of the Control Unit.

Table 1. I/O Definition for Data Path

I/O Signals	Size	Type	Definition
clk	1	In	Clock
rst	1	In	Reset
X	4	In	Input signal
Y	4	In	Input signal
F	3	In	Input signal

En_F	1	In	Enable signal
En_X	1	In	Enable signal
En_Y	1	In	Enable signal
Go_Calc	1	In	Input signal
Go_Div	1	In	Input signal
Op_Calc	2	In	Input operator
Sel_H	1	In	Mux H select signal
Sel_L	2	In	Mux L select signal
Calc_Mux_Sel	1	In	Calc Mux select signal
Mul_Mux_Sel	1	In	Mul Mux select signal
En_Out_H	1	In	Enable signal
En_Out_L	1	In	Enable signal
RST_OUT_H	1	In	Reset signal
RST_OUT_L	1	In	Reset signal
Done_Calc	1	Out	Done signal Calc
Done_Div	1	Out	Done signal Div
Out_H	4	Out	Output signal
Out_L	4	Out	Output signal
F_out	3	Out	Output signal

Table 2. I/O Definition for Control Unit

I/O Signals	Size	Type	Definition
Go	1	In	Input signal
clk	1	In	Clock
rst	1	In	Reset
F	3	In	Input signal
Done_Calc	1	Out	Done signal Calc
Done_Div	1	Out	Done signal Div
En_F	1	Out	Enable signal
En_X	1	Out	Enable signal
En_Y	1	Out	Enable signal
Go_Calc	1	Out	Output signal
Go_Div	1	Out	Output signal
Op_Calc	2	Out	Output operator
Sel_H	1	Out	Mux H select signal
Sel_L	2	Out	Mux L select signal
Calc_Mux_Sel	1	Out	Calc Mux select signal
Mul_Mux_Sel	1	Out	Mul Mux select signal
En_Out_H	1	Out	Enable signal
En_Out_L	1	Out	Enable signal
RST_OUT_H	1	Out	Reset signal
RST_OUT_L	1	Out	Reset signal
CS	4	Out	Current State
done	1	Out	Done signal

Table 3. Function Table for Control Unit (FSM)

]	Input									Ou	tput						
S0	CS		Done_																done
S0			Calc	Div	F	X	Y	alc	Div	Calc	Н	L		_					
S1	60				1		0	0		00	0	00				L			\vdash
S2																0			
S								_			_			_		_			
S3	52							_						_	_				
S3		001		-	0	0	0	1	0	01	0	00	0	0	0	0	0	0	0
100		000	-	-	0	0	0	1	0	00	0	00	0	0	0	0	0	0	0
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	S3	101	-	-	0	0	0	1	0	00	0	00	0	0	0	0	1	1	0
S4p				-			0	1	0				0	0	0				0
S4p	S4	010		-	0	0	0	0	0	00	0	00	0	0	0	0	0	0	0
110				-		0	0	0	0		0		0	0	0	0		1	0
S5	S4p		-	-		0	0	0			_		0	0	0			0	0
S6		110		-	0	0	0	0	0	00	0	00	0	0	0	0	1	1	0
86 000 1 - 0	S5	011	-	-	0	0	0	0	1	00	0	00	0	0	0	0	-	-	0
S6 101 1 - 0 0 0 0 0 10 0 0 0 0 1 1 0 001 0 - 0 </td <td></td> <td>001</td> <td>1</td> <td>-</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>01</td> <td>0</td> <td>10</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>		001	1	-	0	0	0	0	0	01	0	10	0	0	0	0	0	0	0
S6		000	1	-	0	0	0	0	0	00	0	10	0	0	0	0	0	0	0
S6		101	1	-	0	0	0	0	0	01	0	10	0	0	0	0	1	1	0
S6p	86	100	1	-	0	0	0	0	0	00	0	10	0	0	0	0	1	1	0
101 0	30	001	0	-	0	0	0	0	0	01	0	10	0	0	0	0	0	0	0
S6p		000	0	-	0	0	0	0	0	00	0	10	0	0	0	0	0	0	0
S6p 001 1 - 0 <td></td> <td>101</td> <td>0</td> <td>-</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>01</td> <td>0</td> <td>10</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td>		101	0	-	0	0	0	0	0	01	0	10	0	0	0	0	1	1	0
S6p 000 1 - 0 <td></td> <td>100</td> <td>0</td> <td>-</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>00</td> <td>0</td> <td>10</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td>		100	0	-	0	0	0	0	0	00	0	10	0	0	0	0	1	1	0
S6p 101 1 - 0 0 0 0 0 10 0 10 0 0 0 0 0 11 1 0 100 1 - 0		001	1	-	0	0	0	0	0	01	0	10	0	0	0	0	0	0	0
S6p 100 1 - 0 <td></td> <td>000</td> <td>1</td> <td>-</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>00</td> <td>0</td> <td>10</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>		000	1	-	0	0	0	0	0	00	0	10	0	0	0	0	0	0	0
S6p 001 0 - 0 <td></td> <td>101</td> <td>1</td> <td>-</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>01</td> <td>0</td> <td>10</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td>		101	1	-	0	0	0	0	0	01	0	10	0	0	0	0	1	1	0
Note	Són	100	1	-	0	0	0	0	0	00	0	10	0	0	0	0	1	1	0
101 0	Зор	001	0	-	0	0	0	0	0	01	0	10	0	0	0	0	0	0	0
100 0 - 0 0 0 0 0 0 0		000	0	-	0	0	0	0	0	00	0	10	0	0	0	0	0	0	0
S7 011 - 1 0		101	0	-	0	0	0	0	0	01	0	10	0	0	0	0	1	1	0
S7 011 - 0		100	0	-	0	0	0	0	0	00	0	10	0	0	0	0	1	1	0
O11		011	-	1	0	0	0	0	0	00	0	00	0	0	0	0	-	-	0
S7p 011 - 0 <td>S7</td> <td>011</td> <td>-</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>00</td> <td>0</td> <td>00</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>-</td> <td>-</td> <td>0</td>	S7	011	-	0	0	0	0	0	0	00	0	00	0	0	0	0	-	-	0
S8 -10 - - 0		011	-	1	0	0	0	0	0	00	0	00	0	0	0	0	-	-	0
S9 - 1 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0	S7p	011	-	0	0	0	0	0	0	00	0	00	0	0	0	0	-	-	0
	S8	-10	-	-	0	0	0	0	0	00	1	01	0	0	0	0	-	-	0
S10 - 1 1 0 0 0 0 0 0 0 0 0 1 1 0 0 1	S9	-	1	1	0	0	0	0	0	00	0	00	1	1	0	0	-	-	0
	S10	-	1	1	0	0	0	0	0	00	0	00	1	1	0	0	-	-	1

Table 4. Full Calculator Integer Operations on 4-bit operand A and B

Opcode	Function
000	Addition: A + B
001	Subtraction: A - B
010	Multiplication: A * B
011	Division: A / B
100	Increment: A + 1
101	Decrement: A – 1
110	Square: A ²
111	Not defined (no operation)

Table 5. List of Modules and Files Used

Module/File Name	Comments
Div_CU.v	Control Unit of Divisor
Div_DP.v	Data Path of Divisor

Div_UD_counter.v	Up/Down Counter module for the Divisor
Div_magnitude_comparator.v	Comparator module for the Divisor
Div_mux.v	Mux module for the Divisor
 Div_shift_register.v	Shift Register module for the Divisor
Div_subtractor.v	Subtractor module
Integer_Divider_Top.v	Top-level module for the Divisor
Mult_AND5.v	AND module for the Multiplier
Mult_CLA_adder_8bit.v	CLA adder 8bit module for the Multiplier
Mult_CLA_top.v	Top-level module for the Multiplier
Mult_CLAgen_4bit.v	CLA generator 4 bit module for the Multiplier
Mult_add_half.v	Half adder module for the Multiplier
Mult_bit_shifter_rotator.v	Shifter rotator module for the Multiplier
Mult_my_xor.v	Personalized XOR module for the Multiplier
Combinational_unsigned_integer_mutipler.v	Integer Multiplier
Calc_ALU.v	ALU module for the Calculator
Calc_CU.v	Control Unit for the Calculator
Calc_DP.v	Data Path for the Calculator
Calc_MUX1.v	MUX1 module for the Calculator
Calc_MUX2.v	MUX2 module for the Calculator
Calc_RF.v	Register file module for the Calculator
Calculator_Top.v	Top-level module for the Calculator
Full_Calculator_Top_tb.v	Test bench file for the designed module shown
	in Figure 4
Full_Calculator_Top.v	Top-level module for the system shown in
Full_Calculator_CU.v	Figure 9 Designed module with function shown in
Tun_Calculator_Co.v	Figure
Full Calculator DP.v	Designed module with function shown in
	Figure
Full_Calculator_FPGA.v	Designed module with function shown in
	Figure 9
Full_Calculator_FPGA.xdc	Design constraint file for Full Calculator
BIN_to_BCD.v	Designed module to convert from binary to
D EE	BCD shown in Figure 9
D_FF.v	F, X, & Y registers
P_2_BCD.v mux2.v	8 bit product to 3 BCD Out_H Mux
mux2.v mux4.v	Out_H Mux Out_L Mux
clk_gen.v	Utility module for converting the on-board
Cικ_gen.v	clock to 5KHz shown in Figure 22
debouncer.v	Designed module to manually advance the
	clock for the registers shown in Figure 23

bcd_to_7seg.v	Utility module for converting from BCD to 7-
	segment shown in Figures 24 & 25
led_mux.v	Utility module for multiplexing signals to be
	displayed on the eight 7-segments LEDs on
	the Nexys4 DDR board shown in Figure 26

III. TESTING PROCEDURE

Full Calculator:

In order to test the logic for the Full Calculator, a simulation test bench is created to test the *Full_Calculator_top.v* module. All combinations of inputs are tested for each of the seven operations. The clock is then ticked through all states and the output is sent to the Full_Calculator's output registers. Each state from the state machine is output to the CS port and the Done signal goes high when the operation is complete. The expected outputs are verified at each step of the process. The testbench used is shown in Figure 3. Samples of the waveform of the simulation can be found in Figures 4 & 5.




Figure 3: module Full_Calculator_Top_tb.v: Calculator TestBench

IV. TESTING RESULTS



Figure 4: Full_Calculator_Top_tb Waveforms




Figure 5: Full_Calculator_Top_tb TCL output

V. FPGA VALIDATION




Figure 6: FPGA validation of the full calculator

Full Calculator:

To validate the Full_Calculator, 3 dip switches were used for input F, and 8 more dip switches were used for inputs X & Y. Three push buttons were also used in the design. The first was used for resetting the calculator to zero. The second button was used as a Go button to initiate the calculation. The Go button must be held down when the first clock is run since the wait state changes when the Go signal is high. The third button was used to generate the clock signal. Pressing down on the button takes the clock low, and releasing it takes it high. A debouncer module was used to prevent button bouncing. There is also an LED used in the design to indicate when the calculation is done.

six 7-segment displays were also used in the validation. Two show the output of CS which is the current state. The other four show the output result after the calculation is complete. For Multiplication, the three rightmost 7 segment LEDs show the product of either X and Y or X and X. For Division, the two rightmost 7 segment LEDs show the remainder, while the two to the left show the quotient. For Addition, the two rightmost 7 segment LEDs show the sum or different between either X and Y or X and 1. See Figure 6 for the FPGA validation.

Figures 7 through 14 show the hardware validation of the Full Calculator. As it is shown, the results do validate the expected outputs.




Figure 7: A + B : 3 + 2



Figure 8: A - B : 4 - 2



Figure 9: A * B : 7 * 6



Figure 10: A / B : 10/3



Figure 11: A + 1: 8 + 1



Figure 12: A - 1:8 - 1



Figure 13: A^2 : 15^2

VII. CONCLUSION

This lab taught us how to create a Full_Calulator capable of making calculations using seven different operations. This was accomplished by creating two modules that work together; a control module and a data path module. These modules also incorporated modules created in previous lab assignments.

This lab also utilizes state machines in FPGA design, further progressing the understanding of the topic. The control unit uses combinational logic to generate the next state. Outputs for the control signals are dependent on the current state logic and inputs therefore making it a mixed Mealy/Moore machine.

A testbench simulation was used to verify the results of both the control unit and data path modules and hardware validation for the entire Full Calculator design.

Everything this lab required was accomplished successfully in the areas of simulation and hardware validation.

VIII. SUCCESSFUL TASKS

- 1. Design entry into Verilog HDL for the data path and control module.
- 2. Functional verification through simulation of design for the data path, control module, and calculator.
- 3. Hardware validation using Artix-7 FPGA Board for the full calculator.

IX. APPENDIX

A. SOURCE CODE:

```
Div_CU.v
module
Div CU(
                input go, clk, rst, R_lt_Y_inf,
                input [7:0] sw,
               output reg [2:0] mux cw,
               output reg [6:0] UD counter cw,
               output reg [3:0] SRX cw,
               output reg [1:0] SRY_cw,
               output reg [3:0] SRR_cw,
               output reg [1:0] done_err,
               output [3:0] cs
           );
               wire error;
               wire R_lt_Y;
               wire [\overline{2}:0] cnt out;
               wire [3:0] divisor;
               assign {R_lt_Y, cnt_out, divisor} = sw;
assign error = (divisor == 0) ? 1 : 0;
                //encode states
                parameter S0 = 4'd0,
                          S1 = 4'd1,
                          S2 = 4'd2,
                          s3 = 4'd3,
                          S4 = 4'd4,
                          S5 = 4'd5,
                          86 = 4'd6,
                          S7 = 4'd7;
                //Next and Current State
                reg [3:0] CS, NS;
                //Next-State Logic (combinational) based on the state transition diagram
                always @ (CS, go)
               begin
                    case(CS)
                        S0:
                             begin
                                 NS <= (go) ? S1 : S0;
                                 if (error)
                                     NS <= S7;
                             end
                        S1:
                                 NS <= S2;
                                  NS <= S3;
                        S2:
                                  NS <= (R_lt_Y_inf) ? S5 : S4;
NS <= (cnt_out == 0) ? S6 : S3;
                        S3:
                        S4:
                        S5:
                                 NS <= (cnt out == 0) ? S6 : S3;
                        S6:
                                 NS <= S7;
                                 NS <= S7;
                        S7:
                        default: NS <= S0;</pre>
                     endcase
               end
                //State Register (sequential)
                always @ (posedge clk, posedge rst)
                    if (rst)
                        CS <= S0;
                    else
                        CS <= NS;
                //Output Logic (combinational) based on output table
```

```
always @ (CS)
begin
    case (CS)
        S0:
             begin
                 // UD_D, UD_ld, UD_ud, UD_ce, UD_rst
                 UD counter cw <= 7'b000 0 0 0;
                 // {SRX rst, SRX sl, SRX ld, SRX rightIn}
                  SRX cw <= 4'b0 0 0 0;
                  // {SRY_rst, SRY_ld}
                  SRY cw <= 2'b0 0;
                  // {SRR rst, SRR sl, SRR sr, SRR ld}
                  SRR cw <= 4'b0 0 0 0;
                 mux cw <= 3'b1 0 0;
                 done err <= 2'b0 0;
             end
        S1:
             begin
                  // {SRR rst, SRR sl, SRR sr, SRR ld}
                 SRR_cw <= 4'b1_0_0_0;
                  // {SRX rst, SRX sl, SRX ld, SRX rightIn}
                 SRX_cw <= 4'b0_0_1_0;
                  // {SRY rst, SRY ld}
                  SRY cw <= 2'b0 1;
                 // UD_D, UD_ld, UD_ud, UD_ce, UD_rst
UD_counter_cw <= 7'b100_1_0_1_1;</pre>
                 mux cw <= 3'b1 0 0;
                 done_err <= 2'b0 0;
             end
         S2:
             begin
                  // UD D, UD ld, UD ud, UD ce, UD rst
                 UD counter cw <= 7'b000 0 0 0 1;
                  // {SRY rst, SRY ld}
                 SRY_cw <= 2'b0 0;
                  // {SRR rst, SRR sl, SRR sr, SRR ld}
                 SRR cw <= 4'b0 1 0 0;
                  // {SRX_rst, SRX_sl, SRX_ld, SRX_rightIn}
                 SRX_cw <= 4'b0_1_0_0;
                 mux cw <= 3'b1 0 0;
                  done err <= 2'b0 0;
             end
        S3:
             begin
                  // {SRR rst, SRR sl, SRR sr, SRR ld}
                 if (!R_lt_Y_inf)
                      SRR cw <= 4'b0 0 0 1;
                 SRR_cw <= 4'b0_0_0_0;
// {SRX_rst, SRX_sl, SRX_ld, SRX_rightIn}</pre>
                  SRX cw <= 4'b0 0 0 0;
                  // UD D, UD 1d, UD ud, UD ce, UD rst
                 UD_counter_cw <= 7'b000_0_0_1_1;</pre>
                 mux cw <= 3'b1 0 0;
                 done_err <= 2'b0_0;
             end
        S4:
             begin
                  // {SRR_rst, SRR_sl, SRR_sr, SRR_ld}
                 SRR_cw <= 4'b0_1_0_0;

// {SRX_rst, SRX_sl, SRX_ld, SRX_rightIn}

SRX_cw <= 4'b0_1_0_1;
                  // UD_D, UD_ld, UD_ud, UD_ce, UD_rst
                  UD counter cw <= 7'b000 0 0 0 1;
```

```
mux cw <= 3'b1 0 0;
                        done err <= 2'b0 0;
                   end
              S5:
                   begin
                        // {SRR_rst, SRR_sl, SRR_sr, SRR_ld}
SRR_cw <= 4'b0_1_0_0;
                        // {SRX_rst, SRX_sl, SRX_ld, SRX_rightIn}
                        SRX_cw <= 4'b0_1_0_0;
// UD_D, UD_ld, UD_ud, UD_ce, UD_rst
UD_counter_cw <= 7'b000_0_0_0_1;</pre>
                        mux_cw <= 3'b1_0_0;</pre>
                        done err <= 2'b0 0;
                   end
              S6:
                   begin
                        // {SRR_rst, SRR_s1, SRR_sr, SRR_ld}
SRR_cw <= 4'b0_0_1_0;
// {SRX_rst, SRX_s1, SRX_ld, SRX_rightIn}
                        SRX_cw <= 4'b0_0_0_0;
                        mux cw <= 3'b1 0 0;
                        done_err <= 2'b0_0;
                   end
              S7:
                   begin
                        if (error)
                                  // {SRR rst, SRR_sl, SRR_sr, SRR_ld}
                                  SRR_cw <= 4'b0_0_0,
                                  // {SRX_rst, SRX_sl, SRX_ld, SRX_rightIn}
                                  SRX cw <= 4'b0 0 0 0;
                                  mux cw <= 3'b1 0 0;
                                  done err <= 2'b01;</pre>
                             end
                        else
                             begin
                                  // {SRR rst, SRR sl, SRR sr, SRR ld}
                                  SRR_cw <= 4'b0_0_0_0;
                                  // {SRX rst, SRX sl, SRX ld, SRX rightIn}
                                  SRX_cw <= 4'b0_0_0_0;
                                  mux_cw <= 3'b1_1_1;
                                  done err <= 2'b10;</pre>
                             end
                   end
         endcase
    end
    assign cs = CS;
endmodule
```

```
Div\_DP.v
module
Div DP(
          input [3:0] dividend, divisor,
          input clk, rst,
          input [2:0] mux_cw,
          input [6:0] UD_counter_cw,
          input [3:0] SRX cw,
          input [1:0] SRY_cw,
          input [3:0] SRR cw,
          output [7:0] sw,
          output R lt Y inf,
          output [\overline{3}:0] quotient, remainder
           //Status Word sw = {R lt y, cnt out, divisor}
          wire R_lt_Y;
          wire [2:0] cnt out;
          assign sw = {R_lt_Y, cnt_out, divisor};
           // Interconnects
          wire [4:0] RIN_mux_out;
          wire [3:0] R mux out, Q_mux_out;
          wire [4:0] sub_out;
          wire [3:0] Y out, X out;
          wire [4:0] R out;
          //Outputs
          assign quotient = Q_mux_out;
assign remainder = R_mux_out;
          // Control Signals
               // Muxes
                   // RIN
                       wire RIN_mux_sel;
                   // R
                       wire R_mux_sel;
                      wire Q mux sel;
               // UD Counter
                   wire [2:0] UD D;
                   wire UD ld;
                   wire UD ud;
                   wire UD_ce;
wire UD_rst;
               // Shift Registers
                   // X
                      wire SRX rst;
                      wire SRX sl;
                      wire SRX ld;
                      wire SRX_rightIn;
                   // Y
                      wire SRY rst;
                      wire SRY_ld;
                      wire SRR rst;
                      wire SRR sl;
                      wire SRR sr;
                      wire SRR ld;
                      wire SRR rightIn;
                      assign SRR_rightIn = X_out[3];
          // Update Control Signals
          assign {RIN_mux_sel, R_mux_sel, Q_mux_sel}
                                                                    = mux cw;
          assign {UD_D, UD_ld, UD_ud, UD_ce, UD_rst}
                                                                    = UD counter cw;
          assign {SRX_rst, SRX_sl, SRX_ld, SRX_rightIn}
                                                                   = SRX_cw;
          assign {SRY_rst, SRY_ld}
                                                                    = SRY cw;
          assign {SRR rst, SRR sl, SRR sr, SRR ld}
                                                                    = SRR cw;
          assign R_lt_Y_inf = R_out[3:0] < Y_out;</pre>
```

```
// Initiate Modules
Div UD counter
                         #(3) COUNT (.D(UD_D), .Q(cnt_out), .ld(UD_ld),
.ud(UD ud), .ce(UD ce),.clk(clk), .rst(UD rst));
Div mux 2 to 1
                         \#(5) RINMUX (.dl(sub out), .d0(5'b0), .sel(RIN mux sel),
.y(RIN mux out));
Div mux 2 to 1
                         #(4) RMUX
                                     (.d1(R out[3:0]), .d0(4'b0),
.sel(R mux sel), .y(R mux out));
Div mux 2 to 1
                         # (4) QMUX
                                     (.d1(X out), .d0(4'b0), .sel(Q mux sel),
.y(Q mux out));
Div shift register
                         #(4) X
                                     (.D(dividend), .Q(X out), .sl(SRX sl),
.sr(1'b0), .ld(SRX_ld), .leftIn(1'b0), .rightIn(SRX_rightIn), .rst(SRX_rst),
.clk(clk));
Div shift register
                         #(4) Y
                                     (.D(divisor), .Q(Y out), .sl(1'b0),
.sr(1'b0), .ld(SRY_ld), .leftIn(1'b0), .rightIn(1'b0), .rst(SRY_rst), .clk(clk));
                                     (.D(RIN mux out), .Q({R out}), .sl(SRR sl),
Div shift register
                        #(5) R
.sr(SRR_sr), .ld(SRR_ld), .leftIn(1'b0), .rightIn(SRR_rightIn), .rst(SRR_rst),
.clk(clk));
Div subractor
                                     (.A(R_out), .B({1'b0,Y_out}), .C(sub_out));
                         #(5) SUB
Div magnitude comparator #(4) COMP
                                     (.A(R out[3:0]), .B(Y out),
.less than(R_lt_Y));
{\tt endmodule}
```

```
Div UD counter.v
module
Div UD counter
# (parameter
bus_width =
4) (
                     input clk,
                                                            // Synchronous Clock
                                                            // Synchronous Reset
                     input rst,
                                                            // Input Data
                     input [bus width - 1:0] D,
                                                            // Control Signal - load
                     input ld,
                     input ud,
                                                            // Control Signal - up/down
                                                            // Control Signal - clock enable
                     input ce,
                                                            // Output Data
                     output reg [bus width - 1:0] Q
                 always @ (posedge clk, negedge rst)
                     if (!rst)
                         Q = 0;
                     else if (ce)
                         begin
                             if (ld)
                                 Q = D;
                              else if (ud)
                                 Q = Q + 1'b1;
                                 Q = Q - 1'b1;
                         end
                     else
                         Q = Q;
                 end
```

```
Div mux.v
Div_mux_2_to_1
# (parameter
dataIN width =
4) (
                     input [dataIN width - 1 : 0] d1, d0,
                     input sel,
                     output reg [dataIN width - 1 : 0] y
                     );
                 always @ (d1, d0, sel)
                 begin
                     if (sel)
                         y <= d1;
                     else
                         y <= d0;
                 end
```

```
Div_shift_register.v
module
Div shift register
# (parameter
dataIN_width=4)(
                           input clk, rst, sl, sr, ld, leftIn, rightIn,
input [dataIN_width - 1 : 0] D,
                           output reg [dataIN width - 1:0] Q
                           );
                      always @ (posedge clk)
                      begin
                           if (rst)
                              Q = 0;
                           else if (ld)
                              Q = D;
                           else if (sl) // Shift Left
                                   Q[dataIN width - 1 : 1] = Q[dataIN width - 2 : 0];
                                   Q[0] = rightIn;
                               end
                           else if (sr) // Shift Right
                               begin
                                   Q[dataIN_width - 2 : 0] = Q[dataIN_width - 1 : 1];
                                   Q[dataIN width - 1] = leftIn;
                               end
                           else
                               Q[dataIN width - 1 : 0] = Q[dataIN width - 1 : 0];
                      end
                      endmodule
```

```
Integer_Divider_Top.v
Integer Divider Top (
                               input go,
                              input clk,
                               input rst,
                               input [3:0] dividend,
                              input [3:0] divisor,
                              output [3:0] cs,
                              output [3:0] quotient,
output [3:0] remainder,
                              output [1:0] err_done // 10 = done, 01 = error
                          );
                          wire [7:0] sw from DP;
                          wire [2:0] mux cw from CU;
                          wire [6:0] UD_counter_cw_from_CU;
                          wire [3:0] SRX_cw_from_CU;
                          wire [1:0] SRY_cw_from_CU;
                          wire [3:0] SRR cw from CU;
                          wire [1:0] done_err_from_CU;
wire [3:0] cs_from_CU;
                          wire [3:0] quotient from DP;
                          wire [3:0] remainder_from_DP;
                          wire R lt Y inf;
                          assign cs = cs from CU;
                          assign err_done = done_err_from_CU;
assign quotient = quotient_from_DP;
                          assign remainder = remainder from DP;
                          Div_CU CU (
                              .go(go),
                               .clk(clk),
                               .rst(rst),
                              .sw(sw from DP),
                               .mux_cw(mux_cw_from_CU),
                              .UD_counter_cw(UD_counter_cw_from_CU), .SRX_cw(SRX_cw_from_CU),
                              .SRY cw (SRY cw from CU),
                               .SRR cw(SRR cw from CU),
                               .done err (done err from CU),
                               .cs(cs from CU),
                               .R_lt_Y_inf(R_lt_Y_inf)
                          Div DP DP (
                              .dividend(dividend),
                               .divisor(divisor),
                              .clk(clk),
                              .rst(rst),
                               .mux_cw(mux_cw_from_CU),
                               .UD counter cw(UD counter cw from CU),
```

```
.SRX_cw(SRX_cw_from_CU),
.SRY_cw(SRY_cw_from_CU),
.SRR_cw(SRR_cw_from_CU),
.sw(sw_from_DP),
.quotient(quotient_from_DP),
.remainder(remainder_from_DP),
.R_lt_Y_inf(R_lt_Y_inf)
);
endmodule
```

```
Mult CLA adder 8bit.v
module
Mult_CLA_adder_8bit(
                          input [7:0] A,
input [7:0] B,
                          input c in,
                          output reg [7:0] SUM,
                          output reg c out
                         wire c_out_from ADD0;
                          wire c_out_from_ADD1;
                         wire [7:0] FINAL_SUM;
wire [3:0] sum1;
                          wire [3:0] sum2;
                         wire c_in_from_outside;
wire [8:0] in_A;
                         wire [8:0] in B;
                          assign c_in_from_outside = c_in;
                         assign in A = A;
                         assign in B = B;
                         Mult_CLA_adder_4bit ADD0 (
                          .A(in_A[3:0]),
                          .B(in B[3:0]),
                          .c in(c in from outside),
                          .c_out(c_out_from_ADD0),
                          .SUM(sum1)
                          );
                          Mult_CLA_adder_4bit ADD1 (
                          .A(in A[7:4]),
                          .B(in_B[7:4]),
                          .c in(c out from ADDO),
                          .c out (c out from ADD1),
                          .SUM(sum2)
```

```
always @ (*)
begin
    SUM <= {sum2,sum1};
    c_out <= c_out_from_ADD1;
end
endmodule</pre>
```

Mult_CLA_top.v

```
Mult_CLA_adder_4bit(
                              input [3:0] A,
                              input [3:0] B,
                              input c_in,
                              output reg [3:0] SUM,
                              output reg c_out
                              wire [3:0] p_from_ha;
                              wire [3:0] g_from_ha;
                              wire [4:1] c from CLA;
                              wire [3:0] SUM from HA;
                              Mult_add_half HAO (A[0], B[0], g_from_ha[0], p_from_ha[0]);
                              Mult_add_half HA1 (A[1], B[1], g_from_ha[1], p_from_ha[1]);
Mult_add_half HA2 (A[2], B[2], g_from_ha[2], p_from_ha[2]);
                              Mult add half HA3 (A[3], B[3], g from ha[3], p from ha[3]);
                              //my xor XO (p from ha[0], c in, SUM[0]);
                              //my_xor X1 (p_from_ha[1], c_from_CLA[1], SUM[1]);
//my_xor X2 (p_from_ha[2], c_from_CLA[2], SUM[2]);
//my_xor X3 (p_from_ha[3], c_from_CLA[3], SUM[3]);
                              Mult_CLAgen_4bit CLAGEN (g_from_ha, p_from_ha, c_in, c_from_CLA);
                              always@(*)
                              begin
                                   SUM[0] \le p from ha[0] ^ c in;
                                   SUM[1] <= p_from_ha[1] ^ c_from_CLA[1];</pre>
                                   SUM[2] <= p from ha[2] ^ c from CLA[2];
SUM[3] <= p from ha[3] ^ c from CLA[3];
                                   c_out <= c_from_CLA[4];</pre>
                              //assign SUM[0] = p_from_ha[0] ^ c_in;
//assign SUM[1] = p_from_ha[1] ^ c_from_CLA[1];
                              //assign SUM[2] = p_from_ha[2] ^ c_from_CLA[2];
                              //assign SUM[3] = p_from_ha[3] ^ c_from_CLA[3];
                              //assign c_out = c_from_CLA[4];
                              endmodule
```

```
Mult_CLAgen_4bit.v
module
Mult CLAgen 4bit(
                    input [3:0] G,
                    input [3:0] P,
                    input c_in,
                    output reg [4:1] C
                    //always@(*)
                     //begin
                               C[1] = G[0] + (P[0] & c_in);
                               C[2] = G[1] + (P[1] & C[1]);
                               C[3] = G[2] + (P[2] & C[2]);
                              C[4] = G[3] + (P[3] & C[3]);
                    //end
                    always@(*)
                    begin
                            C[3] \leftarrow G[2] \mid (P[2] \& (G[1] \mid (P[1] \& (G[0]) \mid (P[1] \& P[0] \& P[0]))
                    c_in))));
                             C[4] \leftarrow G[3] \mid (P[3] & (G[2] \mid (P[2] & (G[1] \mid (P[1] & (G[0]) \mid (P[1] & (G[0]))))
                     (P[1] & P[0] & c in)))));
                    endmodule
                                      Mult_add_half.v
module
Mult add half (
                 input a, b,
                 output reg c_out,
                 output sum
                  );
                  Mult my xor XOR1 (a, b, sum);
                  always@(*)
                  begin
                     sum = a ^ b;
                     c_out <= a & b;
                  end
```

```
module
Mult_bit_shifter_rotator(ctrl,
in, out);

input [2:0] ctrl;
input [7:0] in;
output reg [7:0] out;

always @(*)
begin
//assign tmp = in;
case(ctrl)
3'b000: out <= in;
3'b001: out <= in << 1;
3'b010: out <= in << 2;
3'b011: out <= in << 3;
3'b010: out <= in << 3;
3'b010: out <= in << 4;</pre>
```

endmodule

```
3'b101: out <= {in[0], in[3:1]};
3'b110: out <= {in[1:0], in[3:2]};
3'b111: out <= {in[2:0], in[3]};
endcase
end
endmodule</pre>
```

```
Combinational_unsigned_integer_multiplier.v
module
combinational unsigned integer multiplier (
                                                 input [3:0] A,
                                                 input [3:0] B,
                                                 output reg [7:0] P, //Product
                                                 output reg overflow
                                                 );
                                                 wire [7:0] PP from ANDO;
                                                 wire [7:0] PP from AND1;
                                                wire [7:0] PP_from_AND2;
wire [7:0] PP_from_AND3;
                                                 wire [7:0] PP0;
                                                 wire [7:0] PP1;
                                                 wire [7:0] PP2;
                                                 wire [7:0] PP3;
                                                 wire [7:0] PP0_plus_PP1;
                                                 wire [7:0] PP2 plus PP3;
                                                 wire [7:0] P final;
                                                 wire overflow final;
                                                 wire carry from PPO plus PP1;
                                                 wire carry_from_PP2_plus_PP3;
                                                 Mult_AND5 AND0 (A, B[0], PP_from_AND0); //Pre-
                                                 shifted PP0
                                                 Mult AND5 AND1 (A, B[1], PP from AND1); //Pre-
                                                 shifted PP1
                                                 Mult AND5 AND2 (A, B[2], PP from AND2); //Pre-
                                                 shifted PP2
                                                 Mult_AND5 AND3 (A, B[3], PP_from_AND3); //Pre-
                                                 shifted PP3
                                                 Mult bit shifter rotator SHIFTO (2'b000,
                                                 PP_from_ANDO, PPO); //Shift Result by 0
                                                 Mult bit shifter rotator SHIFT1 (2'b001,
                                                 PP_from_AND1, PP1); //Shift Result by 1
                                                 Mult_bit_shifter_rotator SHIFT2 (2'b010, PP_from_AND2, PP2); //Shift Result by 2
```

```
Mult bit shifter rotator SHIFT3 (2'b011,
PP from AND3, PP3); //Shift Result by 3
Mult CLA adder 8bit ADD PP0 PP1 (
    _A(PP0),
    .B(PP1),
    .c in(1'b0),
    .SUM(PPO plus PP1),
    .c_out(carry_from_PP0_plus_PP1));
Mult_CLA_adder_8bit ADD_PP2_PP3 (
    .A(PP2),
    .B(PP3),
    .c_in(carry_from_PP0_plus_PP1),
    .SUM(PP2 plus PP3),
    .c_out(carry_from_PP2_plus_PP3));
Mult CLA adder 8bit ADD TOTAL (
    .A(PPO plus PP1),
    .B(PP2_plus_PP3),
    .c in(carry from PPO plus PP1),
    .SUM(P final),
    .c_out(overflow_final));
always @ (*)
begin
P <= P final;
overflow <= overflow final;</pre>
end
endmodule
```

```
Calc_ALU.v
module
Calc_ALU
# (parameter
Data width
= 4) (
              input [Data width - 1:0] in1, in2,
              input [1:0] c,
              output reg [Data width - 1:0] aluout
              );
              always @ (in1, in2, c)
              begin
                      case(c)
                          2'b00:
                                    aluout = in1 + in2;
                                    aluout = in1 - in2;
                          2'b01:
                          2'b10:
                                     aluout = in1 & in2;
                         default: aluout = in1 ^ in2; //2'b11
                      endcase
              end
              endmodule
```

```
module
Calc_CU(
    input go, clk, rst,
    input [1:0] op,
    output [3:0] cs,
    output reg [14:0] cw //s1[14:13], wa[12:11], we[10], raa[9:8], rea[7],
    rab[6:5], reb[4], c[3:2], s2[1], done[0]
);
```

```
//encode states
                                      = 4 ' d0,
parameter Idle
                                      = 4'd1,
           In1 into R1
            In2_into_R2
                                      = 4 \, d2
                                      = 4'd3,
            Wait
            R1 plus R2 into R3
                                      = 4'd4,
            R1 minus R2 into R3 = 4'd5,
            R1_and_R2_into_R3
R1_xor_R2_into_R3
                                      = 4'd6,
                                      = 4 \, d7
            out done
                                      = 4'd8;
//Next and Current State
reg [3:0] CS, NS;
//Next-State Logic (combinational) based on the state transition diagram
always @ (CS, go)
begin
    case (CS)
         Idle:
                                     NS <= (go) ? In1 into R1 : Idle;
         In1 into R1:
                                     NS \leq In2 into R2;
                                     NS <= Wait;
         In2_into_R2:
         Wait:
              begin
                     case (op)
                         2'b00:
                                      NS <= R1 plus R2 into R3;
                                     NS <= R1_minus_R2_into_R3;
NS <= R1_and_R2_into_R3;
                         2'b01:
                         2'b10:
                         2'b11:
                                     NS <= R1_xor_R2_into_R3;
                     endcase
              end
         R1 plus R2 into R3:
                                      NS <= out done;
         R1 minus R2 into R3:
                                      NS <= out done;
         R1_and_R2_into_R3:
                                      NS <= out_done;
         R1 xor R2 into R3:
                                      NS <= out done;
                                      NS <= (rst) ? Idle : out_done;
         out done:
                                      NS <= Idle;
         default:
      endcase
end
//State Register (sequential)
always @ (posedge clk, posedge rst)
    if (rst)
         CS <= Idle;
    else
         CS <= NS;
//Output Logic (combinational) based on output table
always @ (CS)
begin
    case(CS)
                                //cw <= {s1, wa, we, raa, rea, rab, reb, c, s2, done}
cw <= 15'b01_00_0_00_0_00_0_00_0;
cw <= 15'b11_01_1_00_0_00_0_00_0;
         Idle:
          In1 into R1:
                                 cw <= 15'b10_10_1_00_0_00_0_00_0;
         In2 into R2:
         Wait: cw <= 15'b01_00_0_00_00_00_00_0; R1_plus_R2_into_R3: cw <= 15'b00_11_1_01_1_00_0_0;
         R1_minus_R2_into_R3: cw <= 15'b00_11_1_01_1_10_1_01_0_0;</pre>
         R1 and R2 into R3: cw <= 15'b00 11 1 01 1 10 1 10 0;
R1 xor R2 into R3: cw <= 15'b00 11 1 01 1 10 1 10 0;
out_done: cw <= 15'b01 00 01 1 1 11 11 11 10 11;
    endcase
end
```

```
assign cs = CS;
endmodule
```

```
Calc_DP.v
module
Calc DP
#(parameter
Data width
= 4) (
              input [Data width - 1:0] in1, in2,
              input [1:0] s1, wa, raa, rab, c,
              input we, rea, reb, s2, clk,
              output [Data_width - 1:0] out
              wire [Data_width - 1:0] mux1out;
              wire [Data width - 1:0] douta;
              wire [Data_width - 1:0] doutb;
              wire [Data_width - 1:0] aluout;
              // Instantiate Buidling Blocks
              Calc MUX1 #(Data width) M1 (.in1(in1), .in2(in2), .in3(0), .in4(aluout),
              .s1(\bar{s}1), .mlout(mux1out));
              Calc_RF #(Data_width) RF1 (.clk(clk), .rea(rea), .reb(reb), .raa(raa),
              .rab(rab), .we(we), .wa(wa), .din(muxlout), .douta(douta), .doutb(doutb));
              Calc ALU #(Data width) ALU1 (.in1(douta), .in2(doutb), .c(c),
              .aluout(aluout));
              Calc MUX2 \#(Data width) M2 (.in1(aluout), .in2(0), .s2(s2), .m2out(out));
              endmodule
```

```
Calc_MUX1.v
module
Calc MUX1
# (parameter
Data width
= 4) (
               input [Data_width - 1:0] in1, in2, in3, in4,
               input [1:0] s1,
               output reg [Data_width - 1:0] mlout
               always @ (in1, in2, in3, in4, s1)
               begin
                       case (s1)
                               2'b11:
                                           mlout = in1;
                                         mlout = in2;
                               2'b10:
                               2'b01: m1out = in3;
default: m1out = in4; // 2'b00
                       endcase
               end
               endmodule
```

```
Calc_MUX2.v

module
Calc_MUX2
# (parameter
```

```
Calc_RF.v
module
Calc RF
# (parameter
Data width
= 4) (
              input clk, rea, reb, we,
              input [1:0] raa, rab, wa,
              input [Data_width - 1:0] din,
              output reg [Data width - 1:0] douta, doutb
              );
              reg [Data width - 1:0] RegFile [3:0];
              always @ (rea, reb, raa, rab)
              begin
                       if (rea)
                          douta = RegFile[raa];
                       else douta = 0;
                       if (reb)
                          doutb = RegFile[rab];
                      else doutb = 0;
              always @ (posedge clk)
              begin
                       if(we)
                          RegFile[wa] <= din;</pre>
                          RegFile[wa] <= RegFile[wa];</pre>
              endmodule
```

```
output done
);
wire [14:0] cw;
wire [1:0] s1, wa, raa, rab, c;
wire we, rea, reb, s2;
//s1[14:13], wa[12:11], we[10], raa[9:8], rea[7], rab[6:5], reb[4], c[3:2], s2[1], done[0]
assign {s1, wa, we, raa, rea, rab, reb, c, s2, done} = cw;
Calc CU CU (
    .clk(clk),
    .op(op),
    .cs(cs),
    .CW(CW),
    .rst(rst)
);
Calc DP #(Data width) DP (
    ____in1(in1),
    .in2(in2),
    .s1(s1),
    .wa(wa),
    .raa(raa),
    .rab(rab),
    .c(c),
    .we(we),
    .rea(rea),
    .reb(reb),
    .s2(s2),
    .clk(clk),
    .out(out)
endmodule
```

Full_Calculator_Top_tb.v module Full_Calculator_Top_tb; reg [3:0] X_tb, Y_tb; reg go tb, clk tb, rst tb; reg [2:0] F tb; wire [3:0] Out_H_tb, Out_L_tb; wire done_tb; wire [3:0] cs; Full Calculator Top FCALC (.X(X_tb), .Y(Y_tb), .F(F_tb), .clk(clk tb), .Go(go tb), .rst(rst tb), .Out_H(Out_H_tb), .Out_L(Out_L_tb), .done(done tb), .cs(cs)); task automatic tick; begin clk tb = 1'b1;#50; $clk_tb = 1'b0;$ #50; end endtask

task automatic display;

```
begin
          $display("Out_H_tb = %0d", Out_H_tb);
$display("Out_L_tb = %0d", Out_L_tb);
$display("Current State = %0d", cs);
     end
endtask
integer i = 0;
initial
     begin
          X tb = 4'd3;
          Y_{tb} = 4'd2;
          \overline{clk} tb = 1'b0;
          go \overline{t}b = 1'b0;
          clk_tb = 1'b0;
          rst_t^-tb = 1'b0;
          F tb = 3'b000;
          go_tb = 1'b1;
          tick;
          tick;
          tick;
          $display("Add");
          while (done_tb == 1'b0)
               begin
                    tick;
                     //display;
               end
               display;
          go tb = 1'b0;
          tick;
          go tb = 1'b1;
          \bar{F} tb = 3'b001;
          $\overline{\pi}\display("Subtract");
          while (done_tb == 1'b0)
               begin
                    tick;
                    //display;
               end
               display;
          go tb = 1'b0;
          tick;
          go_tb = 1'b1;
          \bar{F} tb = 3'b010;
          $\frac{1}{2} \text{display("Mult");}
          while (done_tb == 1'b0)
               begin
                    tick;
                    //display;
               end
               display;
          go tb = 1'b0;
          tick;
          go_tb = 1'b1;
          \bar{F} tb = 3'b011;
          $\overline{\pi} \text{display("Divide");}
          while (done_tb == 1'b0)
               begin
                    tick;
                     //display;
               end
          display;
          go tb = 1'b0;
          tick;
```

```
go_tb = 1'b1;
         \bar{F} tb = 3'b100;
         $display("Increment");
         while (done_tb == 1'b0)
             begin
                  tick;
                   //display;
         display;
         go tb = 1'b0;
         tick;
         go_tb = 1'b1;
F_tb = 3'b101;
         $\overline{\pi}\display("Decrement");
         while (done_tb == 1'b0)
             begin
                  tick;
                   //display;
             end
         display;
         go tb = 1'b0;
         tick;
         go_tb = 1'b1;
         \bar{F} tb = 3'b110;
         $\overline{display("Square");
         while (done tb == 1'b0)
             begin
                  tick;
                  //display;
             end
             display;
    $finish;
    end
endmodule
```


```
Full_Calculator_Top.v
module
Full Calculator_Top(
                              input [3:0] X, Y,
                               input [2:0] F,
                               input clk, Go, rst,
                              output [3:0] Out_H, Out_L,
output [3:0] cs,
                              output done
                          );
                          wire Done_Calc, Done_Div;
                          wire En_X, En_Y, En_F;
                          wire Go_Calc, Go_Div;
                          wire [1:0] Op_Calc;
                          wire Sel H;
                          wire [1:\overline{0}] Sel L;
                          wire Calc_Mux_Sel, Mul_Mux_Sel;
wire En_Out_H, En_Out_L;
                          wire RST OUT H, RST OUT L;
                          wire Module_Reset;
                          wire [2:0] F_Out;
                          Full_Calculator_DP DP (
                                   .clk(clk), .rst(Module Reset),
                                   .X(X), .Y(Y), .F(F),
```

```
.En_X(En_X), .En_Y(En_Y), .En_F(En_F),
          .Go_Calc(Go_Calc), .Go_Div(Go_Div),
          .Op Calc(Op Calc),
          .Sel_H(Sel_H), .Sel_L(Sel_L),
          .Calc_Mux_Sel(Calc_Mux_Sel), .Mul_Mux_Sel(Mul_Mux_Sel), .En_Out_H(En_Out_H), .En_Out_L(En_Out_L), .RST_OUT_H(RST_OUT_H), .RST_OUT_L(RST_OUT_L),
          .Done Calc(Done Calc), .Done Div(Done Div),
          .Out_H(Out_H), .Out_L(Out_L),
          .F_Out(F Out)
     Full Calculator CU CU (
          \overline{.}Go(Go), .\overline{clk}(clk), .\overline{rst}(rst),
          .F(F Out),
          .done (done),
          .Done_Calc(Done_Calc), .Done_Div(Done_Div), .En_X(En_X), .En_Y(En_Y), .En_F(En_F),
          .Go Calc(Go Calc), .Go Div(Go Div),
          .Op_Calc(Op_Calc),
          .Sel H(Sel H), .Sel L(Sel L),
          .Calc_Mux_Sel(Calc_Mux_Sel), .Mul_Mux_Sel(Mul_Mux_Sel),
          .En Out H(En Out H), .En Out L(En Out L),
          .RST_OUT_H(RST_OUT_H), .RST_OUT_L(RST_OUT_L),
          .Module Reset (Module Reset),
          .cs(cs)
    );
endmodule
```

Full_Calculator_CU.v module Full Calculat or CU(input Go, clk, rst, input [2:0] F, output done, input Done_Calc, Done_Div, output En_F, En_X, En_Y, output Go Calc, Go Div, output [1:0] Op_Calc, output Sel_H, output [1:0] Sel L, output Calc_Mux_Sel, Mul_Mux_Sel, output En Out H, En Out L, output RST_OUT_H, RST_OUT_L, output [3:0] cs, output Module Reset); // Encode States parameter S0 = 4'd0, S1 = 4'd1,S2 = 4'd2,s3 = 4'd3, S4 = 4'd4,S4p = 4'd5, S5 = 4'd6,S6 = 4'd7,S6p = 4'd8,S7 = 4'd9,S7p = 4'd10,S8 = 4'd11,S9 = 4'd12,S10 = 4'd13;// Next and Current State

```
reg [3:0] CS, NS;
    // Control Word
        // cw = {En_F, En_X, En_Y, Go_Calc, Go_Div, Op_Calc, Sel_H, Sel_L,
En Out H, En Out L, RST OUT H, RST OUT L, done}
    reg [14:\overline{0}] cw;
    reg Calc Mux Sel internal, Mul Mux Sel internal;
    reg Sel_H_internal;
reg [1:0] Sel_L_internal;
    reg [1:0] Calc_Op_internal;
    wire dummy1;
    wire [1:0] dummy2, dummy3;
    reg Module_Reset_Internal;
    reg calc;
    // Next-State Logic (combinational) based on the state transition
diagram
    always @ (CS, Go)
    begin
        case (CS)
             S0: NS <= (Go) ? S1 : S0;
            S1: NS <= S2;
             S2:
                 begin
                 if (F[2])
                     begin
                         Calc_Mux_Sel_internal <= 1'b1;</pre>
                         Mul Mux Sel internal <= 1'b1;
                     end
                 else
                     begin
                          Calc Mux Sel internal <= 1'b0;
                          Mul Mux Sel internal <= 1'b0;
                     end
                 if (F[2] && F[1] && F[0])
                     begin
                     NS <= S0;
                     end
                 else
                     begin
                         if (F[1])
                              begin
                                  if (F[0])
                                           NS <= S5; //Div
                                           Sel L internal <= 2'b00;
                                           Sel H internal <= 1'b0;</pre>
                                       end
                                  else
                                       begin
                                           NS <= S4; //Mult
                                           Sel L internal <= 2'b01;</pre>
                                           Sel H internal <= 1'b1;</pre>
                                       end
                              end
                          else
                              begin //Calc
                              if (F[0])
                                  Calc_Op_internal <= 2'b01;</pre>
                              else
                                  Calc Op internal <= 2'b00;
                              NS <= S3;
                              Sel_L_internal <= 2'b10;</pre>
                              Sel_H_internal <= 1'b0;</pre>
                              end
                     end
                 end
```

```
S3: NS <= S6;
            S4: NS <= S4p;
            S4p: NS <= S8;
            S5: NS <= S7;
            S6: NS <= (Done Calc) ? S9 : S6p;
            S6p: NS <= (Done_Calc) ? S9 : S6;
            S7: NS \leftarrow (Done Div) ? S9 : S7p;
            S7p: NS \leq (Done Div) ? S9 : S7;
            S8: NS <= S9;
            S9: NS <= S10;
            S10: NS <= S0;
            default: NS <= S0;</pre>
        endcase
    end
    //State Register (sequential)
    always @ (posedge clk, posedge rst)
        if (rst)
            begin
            CS = S0;
           // Module Reset Internal = 1'b1;
           end
        else
            CS = NS;
     //Output Logic (combinational) based on output table
       always @ (CS)
       begin
           case (CS)
               so:
                    // cw <= {En_F, En_X, En_y, Go_Calc, Go_Div, Op_Calc,</pre>
Sel H, Sel L, En Out H, En Out L, RST OUT H, RST OUT L, done}
                    CW <=
15'b
            0
                                         00
                                                0 00
                    calc <= 1'b0;
                    Module Reset Internal <= 1'b1;
                    end
               S1:
                    begin
                    // cw <= {En_F, En_X, En_y, Go_Calc, Go_Div, Op_Calc,</pre>
Sel_H, Sel_L, En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done}
                    CW <=
                                 _0____00____0___0
                    Module Reset Internal <= 1'b1;
                    end
               S2:
                    // cw <= {En_F, En_X, En_y, Go_Calc, Go_Div, Op_Calc,</pre>
Sel_H, Sel_L, En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done}
                    CW <=
                                 0____0__0___0__0
                              0;
                    Module_Reset_Internal <= 1'b0;</pre>
                    end
               S3:
                    begin
                    if (F[0])
                    begin
                    // cw <= {En_F, En_X, En_y, Go_Calc, Go_Div, Op_Calc,</pre>
Sel_H, Sel_L, En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done}
                    CW <=
                                    ____01____0__00____0
                                 0
          0
                      0
                               0;
                    end
                    else
```



```
end
                     end
               S6p: begin
                     if (NS == S9)
                        begin
                            if (F[0])
                               // cw <= {En F, En X, En y, Go Calc, Go Div,
Op Calc, Sel H, Sel L, En Out H, En Out L, RST OUT H, RST OUT L, done}
                              CM <=
                                0:
                            end
                            else
                            begin
                               // cw <= {En_F, En_X, En_y, Go_Calc, Go_Div,</pre>
Op Calc, Sel H, Sel L, En Out H, En Out L, RST OUT H, RST OUT L, done
                            CM <=
                                          00 0 10
                                  0
                        end
                        else
                        begin
                            if (F[0])
                            begin
                               // cw <= {En_F, En_X, En_y, Go_Calc, Go_Div,</pre>
Op Calc, Sel H, Sel L, En Out H, En Out L, RST OUT H, RST OUT L, done}
                               CM <=
                                 0
                                           01
                                                   0 10
                                0;
                            end
                            else
                            begin
                                // cw <= {En F, En X, En y, Go Calc, Go Div,
Op_Calc, Sel_H, Sel_L, En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done}
                             CM <=
                               0:
                            end
                        end
                        end
               S7:
                     begin
                     if (Done_Div)
                     begin
                     // cw <= {En_F, En_X, En_y, Go_Calc, Go_Div, Op_Calc,</pre>
Sel H, Sel L, En Out H, En Out L, RST OUT H, RST OUT L, done}
                     _CM <=
                                0;
          0
                      0
                     end
                     else
                     begin
                     // cw <= {En_F, En_X, En_y, Go_Calc, Go_Div, Op_Calc,</pre>
Sel H, Sel L, En Out H, En Out L, RST OUT H, RST OUT L, done}
                   cw <=
15'b__0_
                      0
                     end
                     end
                S7p:
                    begin
                    if (Done_Div)
// cw <= {En_F, En_X, En_y, Go_Calc, Go_Div, Op_Calc,
Sel_H, Sel_L, En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done}</pre>
                   CW <=
15'b__0
                   0___
                        _0
                                  0
                                          00
                                                           00
_0__
                                0;
```

```
else
                   begin
                   // cw <= {En F, En X, En y, Go Calc, Go Div, Op Calc,
Sel_H, Sel_L, En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done}
               S8:
                    // cw <= {En_F, En_X, En_y, Go_Calc, Go_Div, Op_Calc,</pre>
Sel_H, Sel_L, En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done}
                  0__0_0__0;
               S9:
                    begin
                    //\ {\tt cw} \ <= \ \{{\tt En\_F}, \ {\tt En\_X}, \ {\tt En\_y}, \ {\tt Go\_Calc}, \ {\tt Go\_Div}, \ {\tt Op\_Calc},
Sel H, Sel L, En Out H, En Out L, RST OUT H, RST OUT L, done}
                   CW <=
                    end
              S10:
                    begin
                    // cw <= {En F, En X, En y, Go Calc, Go Div, Op Calc,
Sel_H, Sel_L, En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done}
                  Module_Reset_Internal <= 1'b1;</pre>
                    end
            endcase
        end
assign {En_F, En_X, En_Y, Go_Calc, Go_Div, dummy3, dummy1, dummy2,
En_Out_H, En_Out_L, RST_OUT_H, RST_OUT_L, done} = cw;
       assign Calc Mux Sel = Calc Mux Sel internal;
        assign Mul_Mux_Sel = Mul_Mux_Sel internal;
        assign Sel H = Sel H internal;
        assign Sel L = Sel L internal;
        assign Op_Calc = Calc_Op_internal;
        assign Module Reset = Module Reset Internal;
        assign cs = CS;
endmodule
```

```
Full Calculator DP.v
module
Full Calculator DP(
                           input clk, rst,
                           input [3:0] X, Y,
                           input [2:0] F,
                           input En_F, En_X, En_Y,
                           input Go Calc, Go Div,
                           input [1:0] Op_Calc,
                           input Sel H,
                           input [1:\overline{0}] Sel L,
                           input Calc_Mux_Sel, Mul_Mux Sel,
                           input En Out H, En Out L,
                           input RST OUT H, RST OUT L,
                           output Done Calc, Done Div,
                           output [3:0] Out H, Out L,
                           output [2:0] F Out
                       );
```

```
wire [3:0] X_Out, Y_Out, Mux_H_Out, Mux_L_Out;
wire [3:0] PH, PL, \overline{Q}, R;
wire [1:0] Div done err;
assign Done_Div = Div_done_err[1];
wire [3:0] Calc Out;
//Additional Operator Muxes
wire [3:0] Calc Mux Out;
wire [3:0] Mul Mux Out;
                     (.clk(clk), .rst(1'b0), .en(En_X), .D(X),
D FF #(4) X Reg
.Q(X Out));
D FF # (4) Y_Reg
                      (.clk(clk), .rst(1'b0), .en(En Y), .D(Y),
.Q(Y Out));
D FF # (3) F Reg
                      (.clk(clk), .rst(1'b0), .en(En F), .D(F),
.Q(F Out));
D FF # (4) OUT H Reg (.clk(clk), .rst(RST OUT H), .en(En Out H),
.D(Mux_H_Out), .Q(Out_H));
D_FF #(4) OUT_L_Reg (.clk(clk), .rst(RST_OUT_L), .en(En_Out_L),
.D(Mux_L_Out), .Q(Out_L));
combinational unsigned integer multiplier MULT (
    .A(X Out),
    .B(Mul Mux Out),
    .P({PH, PL})
Calculator Top \#(4) CALC (
    .go(Go Calc),
    .op(Op Calc),
    .clk(clk),
    .in1(X Out), .in2(Calc Mux Out),
    .out (Calc Out),
    .done(Done Calc),
    .rst(rst)
);
Integer Divider Top DIV(
    .go(Go Div),
    .clk(clk),
    .rst(rst),
    .dividend(X Out),
    .divisor(Y Out),
    .quotient(Q),
    .remainder(R),
    .err done(Div done err)
);
\label{eq:mux2 # (4) MUX_H (.d1(PH), .d0(Q), .sel(Sel_H), .out(Mux_H_Out));}
MUX4 #(4) MUX L (.d3(4'b0), .d2(Calc Out), .d1(PL), .d0(R),
.sel(Sel_L), .out(Mux_L_Out));
// Additional Operator Muxes
        MUX2 # (4) Calc Mux (.d1(4'b1), .d0(Y Out), .out(Calc Mux Out),
                                                     .sel(Calc Mux Sel));
MUX2 #(4) Mult Mux (.dl(X Out), .d0(Y Out), .out(Mul Mux Out),
.sel(Mul Mux Sel));
endmodule
```

```
wire DONT USE, clk 5KHz;
    wire debounced clk;
    reg [7:0] LEDO, LED1, LED2, LED3;
    wire [7:0] LED7, LED6;
    wire [3:0] Out_H, Out_L;
   wire [3:0] cs;
   wire [3:0] cs_BCD_ones, cs_BCD_tens;
   wire [3:0] Calc tens, Calc ones;
   wire [3:0] Mult_hundreds, Mult_tens, Mult_ones;
wire [3:0] Div_Q_tens, Div_Q_ones;
   wire [3:0] Div R tens, Div R ones;
   wire [7:0] Calc LED0, Calc LED1;
   wire [7:0] Mult LEDO, Mult LED1, Mult LED2;
   wire [7:0] Div_LEDO, Div_LED1, Div_LED2, Div_LED3;
    Full_Calculator_Top CALC(
        .X(X), .Y(Y), .F(F),
        .clk(debounced_clk), .Go(go), .rst(rst),
        .Out H(Out H), .Out L(Out L),
        .cs(cs).
        .done(done)
   button debouncer DBNC (
        .clk(clk_5KHz),
        .button(man clk),
        .debounced button(debounced clk)
    led mux LED (
        .clk(clk 5KHz),
        .rst(rst),
        .LED7(LED7), .LED6(LED6), .LED5(vcc), .LED4(vcc),
.LED3 (LED3), .LED2 (LED2), .LED1 (LED1), .LED0 (LED0),
        .LEDSEL (LEDSEL) , .LEDOUT (LEDOUT)
   clk gen CLK (clk100MHz, rst, DONT USE, clk 5KHz);
   BIN to BCD CS BCD ones (
        .binary(cs),
        .ones(cs_BCD ones),
        .tens(cs_BCD_tens)
   BIN to BCD CALC BCD (
        .binary(Out_L),
        .tens(Calc tens),
   .ones(Calc_ones)
   );
    P 2 BCD MULT BCD (
        .P({Out_H, Out_L}),
.hundreds(Mult_hundreds),
        .tens(Mult tens),
        .ones(Mult_ones)
    );
    BIN to BCD DIV Q BCD (
        .binary(Out_H),
        .tens(Div_Q_tens),
        .ones(Div_Q_ones)
    );
    BIN to BCD DIV R BCD (
        .binary(Out L),
        .tens(Div_R_tens),
```

```
.ones(Div_R_ones)
    );
    bcd_to_7seg CS_LED7 (
        .BCD (cs BCD tens),
        .s(LED7)
    );
    bcd to 7seg CS LED6 (
        .BCD(cs BCD ones),
        .s(LED6)
    );
    bcd_to_7seg CALC_LED0 (
        .BCD(Calc_ones),
        .s(Calc LED0)
    );
    bcd_to_7seg CALC_LED1 (
        .BCD(Calc tens),
        .s(Calc_LED1)
    );
    bcd_{to}_{7seg\ MULT\_LED0} (
        .BCD(Mult ones),
        .s(Mult_LED0)
    );
    bcd_to_7seg MULT_LED1 (
        .BCD(Mult tens),
        .s(Mult_LED1)
    );
    bcd to 7seg MULT LED2 (
         .BCD(Mult hundreds),
         .s(Mult LED2)
    );
    bcd_to_7seg DIV_LED0 (
         .BCD(Div R ones),
         .s(Div_LEDO)
    );
  .s(Div_LED1)
    );
    bcd to 7seg DIV LED2 (
         .BCD(Div_Q_ones),
         .s(Div_LED2)
    );
     bcd_to_7seg DIV_LED3 (
         .BCD(Div Q tens),
         .s(Div_LED3)
    );
always @ (*)
    begin
        casez(F)
            3'b?0?: // Calc
                    begin
                      LEDO <= Calc_LEDO;
                        LED1 <= Calc LED1;
                        LED2 \leq 8'b1\overline{0}001000;
                        LED3 <= 8'b10001000;
                    end
            3'b?10: // Mult
                    begin
```

```
LEDO <= Mult LEDO;
                            LED1 <= Mult_LED1;</pre>
                            LED2 <= Mult LED2;
                            LED3 \leq 8'b1\overline{0}001000;
                       end
              3'b?11: // Div
                       begin
                            LED0 <= Div LED0;
                            LED1 <= Div_LED1;
                            LED2 <= Div_LED2;
LED3 <= Div_LED3;
                       end
         endcase
    end
    assign X_out = X;
    assign Y out = Y;
    assign F_out = F;
endmodule
```

Full_Calculator_FPGA.xdc

```
#Clock
            set property -dict {PACKAGE PIN E3 IOSTANDARD LVCMOS33} [get ports
        {clk100MHz}];
            create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports
        {clk100MHz}];
        #switches
            #X
               set property -dict {PACKAGE PIN R17 IOSTANDARD LVCMOS33} [get ports
        {X[0]}];
                set property -dict {PACKAGE PIN T18 IOSTANDARD LVCMOS33} [get ports
        {X[1]};
                set_property -dict {PACKAGE_PIN U18 IOSTANDARD LVCMOS33} [get ports
        {X[2]}];
               set property -dict {PACKAGE PIN R13 IOSTANDARD LVCMOS33} [get ports
        {X[3]};
            #Y
                set property -dict {PACKAGE PIN J15 IOSTANDARD LVCMOS33} [get ports
        {Y[0]}];
                set_property -dict {PACKAGE_PIN L16 IOSTANDARD LVCMOS33} [get_ports
        {Y[1]}];
                set property -dict {PACKAGE PIN M13 IOSTANDARD LVCMOS33} [get ports
               set property -dict {PACKAGE PIN R15 IOSTANDARD LVCMOS33} [get ports
        {Y[3]}];
            #F
               set property -dict {PACKAGE PIN U12 IOSTANDARD LVCMOS33} [get ports
        {F[0]}];
               set property -dict {PACKAGE PIN U11 IOSTANDARD LVCMOS33} [get ports
        {F[1]}];
                set property -dict {PACKAGE PIN V10 IOSTANDARD LVCMOS33} [get ports
        {F[2]}];
            #Buttons
                set property -dict {PACKAGE PIN P18 IOSTANDARD LVCMOS33} [get ports
        {go}];
               {man_clk}];
                set property -dict {PACKAGE PIN N17 IOSTANDARD LVCMOS33} [get ports
        {rst}];
```

```
#LEDs
   #Result
       set property -dict {PACKAGE PIN K13 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[0]}];
       set property -dict {PACKAGE PIN K16 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[1]}];
       set property -dict {PACKAGE PIN P15 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[2]}];
       set property -dict {PACKAGE PIN L18 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[3]}];
       set property -dict {PACKAGE PIN R10 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[4]}];
       set property -dict {PACKAGE PIN T11 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[5]}];
       set property -dict {PACKAGE PIN T10 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[6]}];
       set property -dict {PACKAGE PIN H15 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[7]}];
       set property -dict {PACKAGE PIN J17 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[0]}];
       set property -dict {PACKAGE PIN J18 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[1]}];
       set property -dict {PACKAGE PIN T9 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[2]}];
        set property -dict {PACKAGE PIN J14 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[3]}];
       set property -dict {PACKAGE PIN P14 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[4]}];
       set property -dict {PACKAGE PIN T14 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[5]}];
       set property -dict {PACKAGE PIN K2 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[6]}];
       set property -dict {PACKAGE PIN U13 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[7]}];
   #Inputs out
       #X
           set property -dict {PACKAGE PIN R18 IOSTANDARD LVCMOS33} [get ports
{X out[0]}];
           set property -dict {PACKAGE PIN V17 IOSTANDARD LVCMOS33} [get ports
{X_out[1]}];
           set property -dict {PACKAGE PIN U17 IOSTANDARD LVCMOS33} [get ports
{X out[2]}];
            set property -dict {PACKAGE PIN U16 IOSTANDARD LVCMOS33} [get ports
{X out[3]}];
           set property -dict {PACKAGE PIN H17 IOSTANDARD LVCMOS33} [get ports
{Y out[0]}];
           set property -dict {PACKAGE PIN K15 IOSTANDARD LVCMOS33} [get ports
{Y out[1]}];
            set property -dict {PACKAGE PIN J13 IOSTANDARD LVCMOS33} [get ports
{Y out[2]}];
           set property -dict {PACKAGE PIN N14 IOSTANDARD LVCMOS33} [get ports
{Y out[3]}];
       #F
           set property -dict {PACKAGE PIN V14 IOSTANDARD LVCMOS33} [get ports
{F out[0]}];
            set property -dict {PACKAGE PIN V12 IOSTANDARD LVCMOS33} [get ports
{F out[1]}];
           set property -dict {PACKAGE PIN V11 IOSTANDARD LVCMOS33} [get ports
{F out[2]}];
        #Done
           set property -dict {PACKAGE PIN U14 IOSTANDARD LVCMOS33} [get ports
{done}];
```

```
input [3:0] binary,
    output reg [3:0] tens, ones
);
integer i;
always @(binary)
begin
 tens = 4'b0;
 ones = 4'b0;
 for (i = 3; i \ge 0; i = i - 1)
   begin
       if (tens >= 5)
            tens = tens + 3;
        if (ones >= 5)
           ones = ones + 3;
       tens = tens << 1;
       tens[0] = ones[3];
       ones = ones << 1;
       ones[0] = binary[i];
    end
end
endmodule
```

```
D_FF.v
module D_FF
# (parameter
Data_width
= 4) (
                  input clk, rst, en,
                  input [Data width - 1:0] D,
                  output reg [Data_width - 1:0] Q
                  always@ (posedge clk)
                  begin
                      if (rst)
                          Q <= 0;
                      else if (en)
                          Q <= D;
                      else
                          Q <= Q;
                  end
              endmodule
```

```
P_2BCD.v
module
P_2_BCD(
           input [7:0] P,
           output reg [3:0] hundreds, tens, ones
           );
           integer i;
           always @ (P)
           begin
              hundreds = 4'd0;
               tens = 4'd0;
                       = 4'd0;
              ones
               for (i = 7; i >= 0; i = i - 1)
               begin
                  if (hundreds >= 5)
                      hundreds = hundreds + 3;
```

```
mux2.v
module MUX2
# (parameter
Data_width
= 4) (
              input [Data width - 1:0] d0, d1,
              input sel,
              output reg [Data_width - 1:0] out
              always @ (d0, d1, sel)
              begin
                      if (sel)
                          out <= d1;
                      else
                          out <= d0;
              end
              endmodule
```

```
mux4.v
module MUX4
# (parameter
Data_width
= 4) (
               input [Data_width - 1:0] d0, d1, d2, d3,
               input [1:0] sel,
               output reg [Data_width - 1:0] out
               always @ (d0, d1, d2, d3, sel)
               begin
                       case (sel)
                            2'b00: out <= d0;
                            2'b01: out <= d1;
                            2'b10: out <= d2;
2'b11: out <= d3;
                        endcase
               endmodule
```

a) Utility modules Source Code:

```
clk_gen.v

module clk_gen
(input clk100MHz, rst, output reg clk_4sec, clk_5KHz);
    integer count1, count2;

always @ (posedge clk100MHz)
```

```
begin
            if (rst)
            begin
               count1 = 0; clk 4sec = 0;
                count2 = 0; clk 5KHz = 0;
            end
            else
            begin
                if (count1 == 20000000)
                begin
                    clk 4sec = ~clk 4sec;
                    count1 = 0;
                end
                if (count2 == 10000)
                begin
                    clk 5KHz = ~clk 5KHz;
                    count2 = 0;
                end
                count1 = count1 + 1;
                count2 = count2 + 1;
            end
       end
endmodule
```

```
debouncer.v
module button_debouncer #(parameter depth = 16) (
                                     /* 5 KHz clock */
    input wire clk,
    input wire button,
                                     /* Input button from constraints */
    output reg debounced_button
    localparam history_max = (2**depth)-1;
    /* History of sampled input button */
    reg [depth-1:0] history;
    always @ (posedge clk)
    begin
        /* Move history back one sample and insert new sample */
        history <= { button, history[depth-1:1] };</pre>
        /* Assert debounced button if it has been in a consistent state throughout history */
        debounced button <= (history == history max) ? 1'b1 : 1'b0;</pre>
    end
endmodule
```

```
bcd_to_7seg.v
module MUX4
# (parameter
Data width
= 4) (
              input [Data width - 1:0] d0, d1, d2, d3,
              input [1:0] sel,
              output reg [Data width - 1:0] out
              );
              always @ (d0, d1, d2, d3, sel)
              begin
                     case (sel)
                           2'b00: out <= d0;
                           2'b01: out <= d1;
                           2'b10: out <= d2;
                           2'b11: out <= d3;
                      endcase
              end
```

```
led\_mux.v
module led_mux (input clk, rst,
                input [7:0] LED7, LED6, LED5, LED4, LED3, LED2, LED1, LED0,
                output [7:0] LEDSEL, LEDOUT
reg [2:0] index;
reg [15:0] led ctrl;
        assign {LEDSEL, LEDOUT} = led ctrl;
        always @ (posedge clk) index <= (rst) ? 3'b0 : (index + 3'd1);
        always @ (index, LED0, LED1, LED2, LED3, LED4, LED5, LED6, LED7)
        begin
            case (index)
              0: led ctrl <= {8'b111111110, LED0};</pre>
              1: led_ctrl <= {8'b11111101, LED1};
              2: led ctrl <= {8'b11111011, LED2};
              3: led_ctrl <= {8'b11110111, LED3};
              4: led ctrl <= {8'b11101111, LED4};
              5: led ctrl <= {8'b11011111, LED5};
              6: led_ctrl <= {8'b10111111, LED6};
              7: led_ctrl <= {8'b011111111, LED7};
              default: led_ctrl <= {8'b111111111, 8'hFF};</pre>
        end
endmodule
```

B. MODULES:




Figure 14: Div_DP.v module




Figure 15: Div_CU.v module




Figure 16: Integer_Divider_Top.v module




Figure 17: Calc_DP.v module




Figure 18: Calc_CU.v module




Figure 19: MUX1.v module




Figure 20: MUX2.v module




Figure 21: ALU.v module




Figure 22: RF.v module




Figure 23: Calculator_Top.v module




Figure 24: Full_Calculator_DP.v module




Figure 25: Full_Calculator_CU.v module




Figure 26: Full_Calculator_Top.v module




Figure 27: clk gen.v module: sets the clock frequency from 100MHz to 5KHz which will then be connected to the lex_mux module. In addition, clk_gen module has a reset which is also connected to the led_mux module. Lastly this module also sets a clock frequency of 4 seconds




Figure 28: debouncer.v module: Used to manually control the clock signal going to the registers.

.




Figure 29: led_mux.v module: takes the input from the two bcd_to_7 seg.v converter and depending on the combination the multiplexer will output the correct signal to enable the segments of the 7segments LED output.

C. ASM chart and State Transition Diagram:




Figure 30: ASM chart of a Mealy State Machine




Figure 31: ASM chart of a Mealy State Machine