

## DLD, Mid semester Exam

IITS, Chittoor

Date: 25/03/2022

Duration: 90 Mins

Maximum Marks: 25M

### SET-R

1. Implement the following Boolean expression using 2:4 Decoder and other external logic gates. [5M]

$$F(A, B, C) = ABC + A'B'C' + A'C'$$


2. Design a magnitude comparator circuit to compare the following inputs

A= 110; B= 010


[5 M]

3. Design the counter using T flip-flop which the following state diagram

[5 M]



4. Determine the Next State and Output value of the following circuit, when the present state of the  $A(t)=0$ ,  $B(t)=1$ , and input  $x(t)=1$ . [5M]



5. Write a Verilog gate-level model of a circuit that will produce 4:1 multiplexer. [5M]

---- End ----