

## DLD, Mid semester Exam

IITS, Chittoor

Date: 25/03/2022

Duration: 90 Mins

Maximum Marks: 25M

### SET-P

1. Implement the following Boolean expression using 2:4 Decoder and other external logic gates. [5M]

$$F(A, B, C) = ABC + A'B'C' + B'C$$


2. Design a magnitude comparator circuit to compare the following inputs

A= 011; B= 110


[5 M]

3. Design the counter using T flip-flop which the following state diagram

[5 M]



4. Determine the Next State and Output value of the following circuit, when the present state of the  $A(t)=1$ ,  $B(t)=0$ , and input  $x(t)=1$ . [5M]



5. Write a Verilog gate-level model of a circuit that will produce two outputs,  $s$  and  $c$ , equal to the sum and carry produced by adding two binary input bits  $a$  and  $b$  [5M]

---- End ----