

256K × 4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

| | t _{RAC} | t _{CAC} | t _{RC} |
|--------------|------------------|------------------|-----------------|
| KM44C256B-7 | 70ns | 20ns | 130ns |
| KM44C256B-8 | 80ns | 20ns | 150ns |
| KM44C256B-10 | 100ns | 25ns | 180ns |

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and output
- Early write or Output Enable Controlled Write
- Single +5V ± 10% power supply
- 512 cycles/8ms refresh
- JEDEC standard pinout
- Available in Plastic DIP, SOJ and ZIP

GENERAL DESCRIPTION


The Samsung KM44C256B is a CMOS high speed 262,144 × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C256B features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS Refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.


The KM44C256B is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)


• KM44C256BP



• KM44C256BJ



• KM44C256BJZ



| Pin Name | Pin Function |
|----------------------------------|-----------------------|
| A ₀ -A ₈ | Address Inputs |
| RAS | Row Address Strobe |
| CAS | Column Address Strobe |
| W | Read/Write Input |
| OE | Data Output Enable |
| DQ ₁ -DQ ₄ | Data In/Data Output |
| V _{CC} | Power (+5V) |
| V _{SS} | Ground |
| N.C. | No Connection |
| N.L. | No Lead |

ABSOLUTE MAXIMUM RATINGS*

| Parameter | Symbol | Value | Units |
|---|-------------------|---------------|-------|
| Voltage on Any Pin Relative to V_{SS} | V_{IN}, V_{OUT} | - 1 to + 7.0 | V |
| Voltage on V_{CC} Supply Relative to V_{SS} | V_{CC} | - 1 to + 7.0 | V |
| Storage Temperature | T_{stg} | - 55 to + 150 | °C |
| Power Dissipation | P_D | 600 | mW |
| Short Circuit Output Current | I_{OS} | 50 | mA |

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{SS} , $T_A = 0$ to 70°C)

| Parameter | Symbol | Min | Typ | Max | Unit |
|--------------------|----------|-------|-----|--------------|------|
| Supply Voltage | V_{CC} | 4.5 | 5.0 | 5.5 | V |
| Ground | V_{SS} | 0 | 0 | 0 | V |
| Input High Voltage | V_{IH} | 2.4 | — | $V_{CC} + 1$ | V |
| Input Low Voltage | V_{IL} | - 1.0 | — | 0.8 | V |

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

| Parameter | | Symbol | Min | Max | Units |
|--|--|-----------|------|----------------|---------|
| OPERATING CURRENT* (RAS, CAS, Address cycling @ $t_{RC} = \text{min.}$) | KM44C256B-7 KM44C256B-8 KM44C256B-10 | I_{CC1} | — | 80 70 60 | mA |
| STANDBY CURRENT (RAS = CAS = V_{IH}) | | I_{CC2} | — | 2 | mA |
| RAS-ONLY REFRESH CURRENT* (CAS = V_{IH} , RAS cycling @ $t_{RC} = \text{min.}$) | KM44C256B-7 KM44C256B-8 KM44C256B-10 | I_{CC3} | — | 80 70 60 | mA |
| FAST PAGE MODE CURRENT* (RAS = V_{IL} , CAS, Address Cycling @ $t_{RC} = \text{min.}$) | KM44C256B-7 KM44C256B-8 KM44C256B-10 | I_{CC4} | — | 65 55 45 | mA |
| STANDBY CURRENT (RAS = CAS = $V_{CC} - 0.2V$) | | I_{CC5} | — | 1 | mA |
| CAS-BEFORE-RAS REFRESH CURRENT* (RAS and CAS, Address cycling @ $t_{RC} = \text{min.}$) | KM44C256B-7 KM44C256B-8 KM44C256B-10 | I_{CC6} | — | 80 70 60 | mA |
| INPUT LEAKAGE CURRENT (Any input $0 \leq V_{IN} \leq 6.5V$, all other pins not under test = 0 volts.) | | I_{IL} | - 10 | 10 | μA |
| OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$) | | I_{OL} | - 10 | 10 | μA |
| OUTPUT HIGH VOLTAGE LEVEL ($I_{OH} = -5mA$) | | V_{OH} | 2.4 | — | V |
| OUTPUT LOW VOLTAGE LEVEL ($I_{OL} = 4.2mA$) | | V_{OL} | — | 0.4 | V |

*Note: I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current.
In I_{CC3} Address can be changed less than three times while RAS = V_{IL} .

CAPACITANCE ($T_A = 25^\circ\text{C}$)

| Parameter | Symbol | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input Capacitance (A_0 - A_8) | C_{IN1} | — | 6 | pF |
| Input Capacitance (RAS, CAS, W, OE) | C_{IN2} | — | 7 | pF |
| Output Capacitance (DQ_1 - DQ_4) | C_{DQ} | — | 7 | pF |

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$, See notes 1, 2)

| Parameter | Symbol | KM44C256B-7 | | KM44C256B-8 | | KM44C256B-10 | | Unit | Notes |
|--|------------|-------------|---------|-------------|---------|--------------|---------|------|--------|
| | | Min | Max | Min | Max | Min | Max | | |
| Random read or write cycle time | t_{RC} | 130 | | 150 | | 180 | | ns | |
| Read-modify-write cycle time | t_{RWC} | 185 | | 205 | | 245 | | ns | |
| Fast page mode cycle time | t_{PC} | 45 | | 50 | | 60 | | ns | |
| Fast page mode read-write cycle time | t_{PRWC} | 100 | | 105 | | 125 | | ns | |
| Access time from $\overline{\text{RAS}}$ | t_{RAC} | | 70 | | 80 | | 100 | ns | 3,4,11 |
| Access time from $\overline{\text{CAS}}$ | t_{CAC} | | 20 | | 20 | | 25 | ns | 3,4,5 |
| Access time from column address | t_{AA} | | 35 | | 40 | | 50 | ns | 3,11 |
| Access time from $\overline{\text{CAS}}$ precharge | t_{CPA} | | 40 | | 45 | | 55 | ns | 3 |
| CAS to output in Low-Z | t_{CLZ} | 0 | | 0 | | 0 | | ns | 3 |
| Output buffer turn-off delay | t_{OFF} | 0 | 20 | 0 | 20 | 0 | 20 | ns | 7 |
| Transition time (rise and fall) | t_T | 3 | 50 | 3 | 50 | 3 | 50 | ns | 2 |
| RAS precharge time | t_{RP} | 50 | | 60 | | 70 | | ns | |
| RAS pulse width | t_{RAS} | 70 | 10,000 | 80 | 10,000 | 100 | 10,000 | ns | |
| RAS pulse width (fast page mode) | t_{RASP} | 70 | 100,000 | 80 | 100,000 | 100 | 100,000 | ns | |
| RAS hold time | t_{RSH} | 20 | | 20 | | 25 | | ns | |
| CAS hold time | t_{CSH} | 70 | | 80 | | 100 | | ns | |
| CAS pulse width | t_{CAS} | 20 | 10,000 | 20 | 10,000 | 25 | 10,000 | ns | |
| RAS to CAS delay time | t_{RCD} | 20 | 50 | 25 | 60 | 25 | 75 | ns | 4 |
| RAS to column address delay time | t_{RAD} | 15 | 35 | 20 | 40 | 20 | 50 | ns | 11 |
| CAS to RAS precharge time | t_{CRP} | 5 | | 5 | | 5 | | ns | 11 |
| CAS precharge time (fast page mode) | t_{CP} | 10 | | 10 | | 10 | | ns | |
| Row address set-up time | t_{ASR} | 0 | | 0 | | 0 | | ns | |
| Row address hold time | t_{RAH} | 10 | | 15 | | 15 | | ns | |
| Column address set-up time | t_{ASC} | 0 | | 0 | | 0 | | ns | |

AC CHARACTERISTICS (Continued)

| Parameter | Symbol | KM44C256B-7 | | KM44C256B-8 | | KM44C256B-10 | | Unit | Notes |
|---|-----------|-------------|-----|-------------|-----|--------------|-----|------|-------|
| | | Min | Max | Min | Max | Min | Max | | |
| Column address hold time | t_{CAH} | 15 | | 20 | | 20 | | ns | |
| Column address hold time referenced to RAS | t_{AR} | 55 | | 65 | | 75 | | ns | 6 |
| Column address to RAS lead time | t_{RAL} | 35 | | 40 | | 50 | | ns | |
| Read command set-up time | t_{RCS} | 0 | | 0 | | 0 | | ns | |
| Read command hold time referenced to CAS | t_{RCH} | 0 | | 0 | | 0 | | ns | 9 |
| Read command hold time referenced to RAS | t_{RRH} | 0 | | 0 | | 0 | | ns | 9 |
| Write command hold time | t_{WCH} | 15 | | 20 | | 20 | | ns | |
| Write command hold time referenced to RAS | t_{WCR} | 55 | | 65 | | 75 | | ns | 6 |
| Write command pulse width | t_{WP} | 15 | | 20 | | 20 | | ns | |
| Write command to RAS lead time | t_{RWL} | 20 | | 20 | | 25 | | ns | |
| Write command to CAS lead time | t_{CWL} | 20 | | 20 | | 25 | | ns | |
| Data set-up time | t_{DS} | 0 | | 0 | | 0 | | ns | 10 |
| Data hold time | t_{DH} | 15 | | 20 | | 20 | | ns | 10 |
| Data hold time referenced to RAS | t_{DHR} | 55 | | 65 | | 75 | | ns | 6 |
| Refresh period (512 cycles) | t_{REF} | | 8 | | 8 | | 8 | ms | |
| Write command set-up time | t_{WCS} | 0 | | 0 | | 0 | | ns | 8 |
| CAS to W delay time | t_{CWD} | 50 | | 50 | | 60 | | ns | 8 |
| RAS to W delay time | t_{RWD} | 100 | | 110 | | 135 | | ns | 8 |
| Column address to W delay time | t_{AWD} | 65 | | 70 | | 85 | | ns | 8 |
| CAS setup time (CAS before RAS cycle) | t_{CSR} | 10 | | 10 | | 10 | | ns | |
| CAS hold time (CAS-before-RAS cycle) | t_{CHR} | 20 | | 25 | | 30 | | ns | |
| RAS to CAS precharge time | t_{RPC} | 10 | | 10 | | 10 | | ns | |
| CAS precharge time (CAS before RAS counter test cycle) | t_{CPT} | 35 | | 40 | | 50 | | ns | |
| RAS hold time reference to OE | t_{ROH} | 20 | | 20 | | 20 | | ns | |
| OE access time | t_{OEA} | | 20 | | 20 | | 25 | ns | |
| OE to data delay | t_{OED} | 20 | | 20 | | 25 | | ns | |
| Output buffer turn off delay time from OE | t_{OEZ} | 0 | 20 | 0 | 20 | 0 | 25 | ns | |
| OE command hold time | t_{OEH} | 20 | | 20 | | 25 | | ns | |

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .


NOTES (Continued)

5. Assumes that $t_{RCD} \geq t_{RCD(max)}$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD(max)}$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} > t_{WCS(min)}$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD(min)}$, $t_{RWD} \geq t_{RWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD(max)}$ limit insures that $t_{RAC(max)}$ can be met. $t_{RAC(max)}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD(max)}$ limit, then access time is controlled by t_{AA} .

2

TIMING DIAGRAMS


READ CYCLE




DON'T CARE

TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)





WRITE CYCLE (OE CONTROLLED WRITE)



DON'T CARE

READ-MODIFY-WRITE CYCLE


TIMING DIAGRAMS (Continued)

RAS-ONLY REFRESH CYCLENote: \overline{W} , \overline{OE} = Don't care**CAS-BEFORE-RAS REFRESH CYCLE**Note: \overline{W} , \overline{OE} , A = Don't care


DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




DON'T CARE

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




READ CYCLE



WRITE CYCLE



READ-MODIFY-WRITE



DON'T CARE

DEVICE OPERATION

Device Operation

The KM44C256B contains 1,048,576 memory locations organized as 262,144 four-bit words. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM44C256B has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid address inputs.

Operation of the KM44C256B begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM44C256B cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (tRP) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C256B begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid before tRAD(max) then the access time to valid data is specified by tRAC(min). However, if CAS goes low after tRCD(max) or if the column address becomes valid after tRAD(max), access is specified by tCAC or tAA. In order to achieve the minimum access time, tRAC(min), it is necessary to meet both tRCD(max) and tRAD(max).

The KM44C256B has common data I/O pins. For this reason an output enable control input (\overline{OE}) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, \overline{OE} must be low for the period of time defined by tOEA and tOEZ.

Write

The KM44C256B can perform early write, and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and CAS. In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or CAS, whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before CAS. The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after CAS and meeting the data sheet read-modify-write timing requirements. This output enable input (\overline{OE}) must be low during the time defined by tOEA and tOEZ for data to appear at the outputs. If tCWD and tRWD are not met the output may contain invalid data. Conforming to the \overline{OE} timing requirements prevents bus contention on the KM44C256B's DQ pins.

Data Output

The KM44C256B has a three state output buffer which are controlled by CAS and \overline{OE} . When either CAS or \overline{OE} is high (VIH) the output are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tCLZ after the falling edge of CAS. Invalid data may be present at the output during the time after tCLZ and before the valid data appears at the output. The timing parameters tCAC, tRAC and tAA specify when the valid data will be present at the output. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM44C256B operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-only cycle.

Indeterminate Output State: Delayed Write (tCWD and tRWD are not met)

DEVICE OPERATION (Continued)

Refresh

The data in the KM44C256B is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 8 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. This cycle must be repeated for each of the 512 row addresses, (A0-A8).

CAS-before-RAS Refresh: The KM44C256B has $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held low for the specified set up time (tCSR) before $\overline{\text{RAS}}$ goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the $\overline{\text{CAS}}$ active time and cycling $\overline{\text{RAS}}$. The KM44C256B hidden refresh cycle is actually a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C256B by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is the preferred method.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry. The cycle begins as a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation. Then, if $\overline{\text{CAS}}$ is brought high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled. In this mode, the row address bits A0 through A8 are supplied by the on-chip refresh counter. The A9 bit is set low internally.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle.

Then, while $\overline{\text{RAS}}$ is kept low to maintain the row address, $\overline{\text{CAS}}$ is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Power-up

If $\overline{\text{RAS}} = V_{\text{SS}}$ during power-up, the KM44C256B could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} during power-up or be held at a valid VIH in order to minimize the power-up current.

An initial pause of 200 μsec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8 msec period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM44C256B inputs act like unterminated transmission lines resulting in significant positive and negative overshoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C256B input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMS.

DEVICE OPERATION (Continued)

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the V_{CC} line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the V_{CC} to V_{SS} voltage (measured at the device pins) should not exceed 500mV.

A high frequency $0.1\mu\text{F}$ ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each KM44C256B using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated


by the KM44C256B and they supply much of the current used by the KM44C256B during cycling.

In addition, a large tantalum capacitor with a value of $47\mu\text{F}$ to $100\mu\text{F}$ should be used for bulk decoupling to recharge the $0.1\mu\text{F}$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

PACKAGE DIMENSIONS


20-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)



PACKAGE DIMENSIONS (Continued)**20-LEAD PLASTIC SMALL OUT-LINE J-LEAD**

Units: Inches (millimeters)

**20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE**