# EE445M/EE360L.6 Embedded and Real-Time Systems/ Real-Time Operating Systems

Lecture 3: RTOS, Threads, OS Kernel, Context Switch

Lecture 3 J. Valvano, A. Gerstlauer EE445M/EE380L.6 1

### References & Terminology


μC/OS-III, The Real-Time Kernel, or a High Performance, Scalable, ROMable, Preemptive, Multitasking Kernel for Microprocessors, Microcontrollers & DSPs, by Jean J Labrosse, 2009. (there are several versions, with and without a board, including for TI Stellaris MCUs)


 $\mu$ C/OS-II: The Real Time Kernel, by Jean J. Labrosse , 2002, ISBN 1-5782-0103-9.


The Definitive Guide to the ARM Cortex-M3 and Cortex-M4 Processors, Third Edition, by Joseph Yiu, 2013, ISBN 0-1240-8082-0.


Embedded Microcomputer Systems: Real Time Operating Systems for ARM Cortex-M Microcontrollers, Jonathan W. Valvano (Ch. 3 & 4)

Lecture 3 J. Valvano, A. Gerstlauer EE445M/EE380L.6









# Real-Time Operating System (RTOS)

- Thread management & scheduling
- Thread communication & synchronization
- Time management

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 7

### **Thread Classification**

- Periodic, execution at regular intervals
  - E.g., ADC, DAC, motor control
  - E.g., Check CO levels
- Aperiodic, execution can not be anticipated
  - Execution is frequent
  - E.g., New position detected as wheel turns
- Sporadic, execution can not be anticipated
  - Execution is infrequent
  - E.g., Faults, errors, catastrophes

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6

### Real-Time

- RT threads have deadlines
  - Hard real-time
    - Guaranteed bounded latency
  - Soft real-time
    - · Occasional deadline miss can be tolerated
  - Not real-time
    - · Best effort, no deadlines whatsoever

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 9

### Thread Scheduler

**Round robin** 

**Priority** 

**Static** 

**Dynamic** 

Cooperative

**Preemptive** 

Weighted round robin

**Deterministic/fixed** 

- Thread management
  - Thread states
- Scheduling algorithm
  - What? (order of threads)
  - How? (when to decide) -
  - Why? (when to run)
- Performance measures
  - Utilization
  - Latency
  - Bandwidth

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6


# **Time Management**

- System time
- Time stamps
  - When did it occur?
    - Performance measures
- Thread sleeping
  - Yield and wakeup after certain delay
    - · Run other tasks instead of busy waiting
- Measurements
  - Input capture period -> wheel RPM
  - Input capture PW -> ultrasonic distance

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 11


### **Thread Communication**





- Types
  - Data sharing (global variable)
  - Pipes=FIFO (one to one, buffered, ordered)
  - Mailbox (one to one, unbuffered)
  - Messages (many to many)
- Performance measures
  - Latency
  - Bandwidth
  - Error rate

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6








## Race, Critical Section

- Two or more threads access the same global
  - Permanently allocated shared resource (memory, I/O port, ...)
- At least one access is a write



### **Race Condition**

- Timing bug
  - Result depends on the sequence of threads
    - · E.g. two threads writing to the same global
- Hard to debug
  - Depends on specific order/interleaving
    - · Non-deterministic (external events)
    - Hard to reproduce/stabilize ("Heisenbug")
- Critical or non-critical
  - Final program output affected?

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 17

### **Critical Section**

- Load/store architecture
  - Write access changes official copy
  - Read access creates two copies
    - · Original copy in memory
    - Temporary copy in register
- Non-atomic access sequence
  - Begins/ends with access to permanent resource
  - Involves at least one write
  - RMW(+W), WW(+R/W), WR(+W), RR(+W)

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6

### Thread-Safe, Reentrant

- Thread-safe code
  - No global resources
    - · Variables in registers, stack
  - No critical section
    - · No write access sequence
  - Mutual exclusion
    - Make accesses atomic (no preemption)
    - Prevent other threads from entering critical section
- Reentrant code
  - Multiple threads can (re-)enter same section
    - No non-atomic RMW, WW, WR sequence

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 19

### **Mutual Exclusion**

Disable all interrupts

Measure time with interrupts disabled

- Make atomic

Maximum timeTotal time

- Lock the scheduler
  - No other foreground threads can run
  - Background ISR will occur
- Mutex semaphore
  - Blocks other threads trying to access info
  - All nonrelated operations not delayed
    - · Thread-safe, but not reentrant

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6

## **Thread Synchronization**

- Sequential
- Rendezvous, Barrier
  - Fork/spawn & join
- Trigger, event flags
  - OR, AND
  - I/O event (e.g., I/O edge, RX, TX)
- Time
  - Periodic time triggered (e.g., TATOMIS)
  - Sleep

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 21

## Additional OS Requirements

- · Run-time configurable, extensible
  - Priority, stack size, fifo size, time slice
- Reliability, certification
  - Medical, transportation, nuclear, military
- Scalable
  - 10 threads versus 200 threads
- ROMable
  - Runs in ROM

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6

### Hooks

- Run user supplied code at strategic places
- · Allows you to
  - Extend the OS
  - Implement debugging
  - Implement performance testing
  - Implement black box recording
- · Collect run-time performance data

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 23

#### **OS Architecture Your Application** Portability - Small kernel - Hardware µC/OS-II abstraction µC/OS-II layer (HAL) - Common structure µC/OS-II **BSP** Cortex M3 Port Section 6 ARM Cortex-M3 / Target Board uC/OS-II Application Note (AN-1018) J. Valvano, A. Gerstlauer 24 Lecture 3 EE445M/EE380L.6

### **OS Kernel**

- Basic thread management
  - Maintain thread states
    - · Running/ready/waiting
  - Context switch
    - Switch running thread
  - Protection
    - · OS kernel from threads
    - · Threads from each other

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 25

### **ARM Modes and Levels**

Thread mode

Used to execute application software. The processor enters Thread

mode when it comes out of reset.

Handler mode

Used to handle exceptions. The processor returns to Thread mode

when it has finished exception processing.

The privilege levels for software execution are:

Unprivileged

The software:

- Has limited access to the MSR and MRS instructions, and cannot use the CPS instruction
- Cannot access the system timer, NVIC, or system control block
- Might have restricted access to memory or peripherals.

Unprivileged software executes at the unprivileged level.

Privileged


The software can use all the instructions and has access to all

resources.

Privileged software executes at the privileged level.

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6



# ARM Registers (2)

#### General-purpose registers

R0-R12 are 32-bit general-purpose registers for data operations.

### Stack pointer

The Stack Pointer (SP) is register R13. In Thread mode, bit[1] of the CONTROL register indicates the stack pointer to use:

- 0 = Main Stack Pointer (MSP). This is the reset value.
- 1 = Process Stack Pointer (PSP).

On reset, the processor loads the MSP with the value from address 0x00000000.

#### Link register

#### R14 is important

Which SP is active?

R0-R3 parameters/return

R4-R11 must be saved


The Link Register (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the processor loads the LR value 0xFFFFFFF.


#### Program counter


The *Program Counter* (PC) is register R15. It contains the current program address. Bit[0] is always 0 because instruction fetches must be halfword aligned. On reset, the processor loads the PC with the value of the reset vector, which is at address 0x00000004.


Lecture 3


J. Valvano, A. Gerstlauer EE445M/EE380L.6















# **Exceptions**

Exception number (1)	IRQ number <sup>(1)</sup>	Exception type	Priority	Vector address or offset (2)	Activation
1	-	Reset	-3, the highest	0x00000004	Asynchronous
2	-14	NMI	-2	0x00000008	Asynchronous
3	-13	Hard fault	-1	0x0000000C	-
4	-12	Memory management fault	Configurable (3)	0x00000010	Synchronous
5	-11	Bus fault	Configurable (3)	0x00000014	Synchronous when precise, asynchronous when imprecise
6	-10	Usage fault	Configurable (3)	0x00000018	Synchronous
7-10	-	-	-	Reserved	-
11	-5	SVCall	Configurable (3)	0x0000002C	Synchronous
12-13	-	-	-	Reserved	-
14	-2	PendSV	Configurable (3)	0x00000038	Asynchronous
15	-1	SysTick	Configurable (3)	0x0000003C	Asynchronous
16-83	0-67	Interrupt (IRQ)	Configurable (4)	0x00000040 and above <sup>(5)</sup>	Asynchronous

Table 2-8, Exception Types (TM4C123GH6PM Data Sheet)

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6



# Supervisor Call (SVC)

3.9.10 SV

Supervisor Call.

#### Syntax

SVC(cond) #imm

#### where:

- 'cond' is an optional condition code, see Conditional execution on page 56.
- 'imm' is an expression evaluating to an integer in the range 0-255 (8-bit value).

#### Operation

The SVC instruction causes the SVC exception.

*imm* is ignored by the processor. If required, it can be retrieved by the exception handler to determine what service is being requested.

#### **Condition flags**

This instruction does not change the flags.

#### Examples

SVC 0x32 ; Supervisor Call (SVC handler can extract the immediate value ; by locating it via the stacked PC)

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 37

### Code from uC/OS-II

```
NVIC_PENDSVSET EQU 0x10000000

NVIC_INT_CTRL EQU 0xE000ED04

OSCtxSw

LDR R0, =NVIC_INT_CTRL

LDR R1, =NVIC_PENDSVSET

STR R1, [R0]

BX LR
```

#define OS\_TASK\_SW() OSCtxSw()

```
OS_CPU_PendSVHandler
CPSID I ; Prevent interruption during context switch
MRS R0, PSP ; PSP is process stack pointer
; ...

MSR PSP, R0 ; Load PSP with new process SP
ORR LR, LR, #0x04 ; exception return uses process stack
CPSIE I ; not necessary, PSR will be popped
BX LR
```

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6

## Thread or Light-Weight Process

- Execution of a software task
- Has its own registers
- Has its own stack
- Local variables are private
- · Threads cooperate for common goal
- · Private global variables
  - Managed by the OS
  - Allocated in the TCB (e.g., Id)

Lecture 3


J. Valvano, A. Gerstlauer EE445M/EE380L.6 39

Thread

R1

SP -

# Thread Communication/Sharing



- Shared Globals
- Mailbox (Lab 2)
- FIFO queues (Lab 2)
- Message (Lab 6)

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6

# Thread Control Block (TCB)

**}**;

struct TCB {

• Id

Where are the registers saved?

typedef struct TCB TCBType; typedef TCBType \* TCBPtr;


// order??, types??

- Stack pointer
- Sleep counter
- Blocked pt (Lab 3)
- Priority (Lab 3)
- Next or Next/Previous links

Look at TCB of uC/OS-II, struct os\_tcb in Micrium\Software\uCOS-II\Source\ucos\_ii.h


Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6



# PendSV Thread Switch (1)


- PendSV handler
  - Give PendSV handler lowest priority
    - · Prevent switching out background tasks
  - Use C code to find next thread



Trigger PendSV

 $NVIC_INT_CTRL_R = 0x100000000;$ 

Page 160 of tm4c123gh6pm.pdf




# PendSV Thread Switch (2)

- 1) Disable interrupts
- 2) Save registers R4 to R11 on the user stack
- 3) Save stack pointer into TCB
- 4) Choose next thread
- 5) Retrieve new stack pointer
- 6) Restore registers R4 to R11
- 7) Reenable interrupts
- 8) Return from interrupt

Run Testmain1 -Show TCB chain -Show stacks

-Explain switch





Micrium\Software\uCOS-II\Ports\ARM-Cortex-M3\Generic\RealView\os cou a.asm

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6

#### **Assembly Thread Switch** ; 1) Saves RO-R3,R12,LR,PC,PSR SysTick\_Handler CPSID I ; 2) Make atomic PUSH {R4-R11} ; 3) Save remaining regs r4-11 LDR R0, =RunPt ; 4) R0=pointer to RunPt, old R1, [R0] LDR R1 = RunPt; 5) Save SP into TCB STR SP, [R1] R1, [R1,#4]; 6) R1 = RunPt->next LDR STR R1, [R0] RunPt = R1SP, [R1] ; 7) new thread SP; SP=RunPt->sp; LDR POP {R4-R11} ; 8) restore regs r4-11 CPSIE I ; 9) tasks run enabled BX LR ; 10) restore RO-R3,R12,LR,PC,PSR Program 4.9 Lecture 3 J. Valvano, A. Gerstlauer 45 EE445M/EE380L.6






### Thread Scheduler

- · When to invoke
  - Cooperative: os\_suspend()
  - Preemptive: SysTick
- What Active task to Run
  - Round robin (Lab 2)
  - Weighted round robin
  - Priority (Lab 3)

Lecture 3 J. Valvano, A. Gerstlauer EE445M/EE380L.6




### **Decisions**

- MSP/PSP or MSP?
  - Trap or regular function call?
    - How do you link OS to user code?
  - Protection versus speed?
    - · Check for stack overflow
    - Check for valid parameters

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6



# Thread Switch with PSP (2)

```
; everyone uses MSP (Program 4.9 from book)
SysTick_Handler
                           ; 1) Saves RO-R3,R12,LR,PC,PSR
    CPSID
                            ; 2) Prevent interrupt during switch
    PUSH
            {R4-R11}
                           ; 3) Save remaining regs r4-11
            R0, =RunPt
                           ; 4) R0=pointer to RunPt, old thread
    LDR
            R1, [R0]
                                 R1 = RunPt
            SP, [R1]
                           ; 5) Save SP into TCB
    STR
                           ; 6) R1 = RunPt->next
    LDR
            R1, [R1,#4]
    STR
            R1, [R0]
                                 RunPt = R1
            SP, [R1]
                           ; 7) new thread SP; SP = RunPt->sp;
    LDR
    POP
            {R4-R11}
                           ; 8) restore regs r4-11
    CPSIE
                           ; 9) run with interrupts enabled
            I
            LR
                            ; 10) restore RO-R3,R12,LR,PC,PSR
    BX
                          J. Valvano, A. Gerstlauer
  Lecture 3
                                                               52
                            EE445M/EE380L.6
```

# Thread Switch with PSP (3)

```
; tasks use PSP, OS/ISR use MSP, Micrium OS-II
SysTick_Handler
                         ; 1) RO-R3,R12,LR,PC,PSR on PSP
   CPSID
                         ; 2) Prevent interrupt during switch
   MRS
           R2, PSP
                         ; R2=PSP, the process stack pointer
    SUBS
           R2, R2, #0x20
           R2, \{R4-R11\}; 3) Save remaining regs r4-11
    STM
   LDR
           R0, =RunPt ; 4) R0=pointer to RunPt, old thread
    LDR
           R1, [R0]
                              R1 = RunPt
                        ; 5) Save PSP into TCB MSP active,
    STR
           R2, [R1]
           R1, [R1,#4] ; 6) R1 = RunPt->next
   LDR
                                                LR=0xFFFFFFD
    STR
           R1, [R0]
                              RunPt = R1
           R2, [R1]
                         ; 7) new thread PSP in R2
   LDR
           R2, {R4-R11} ; 8) restore regs r4-11
   LDM
           R2, R2, #0x20
   ADDS
           PSP, R2
   MSR
                         ; Load PSP with new process SP
           LR, LR, #0x04; 0xFFFFFFFD (return to thread PSP)
    ORR
    CPSIE
           I
                         ; 9) run with interrupts enabled
    BX
                         ; 10) restore RO-R3,R12,LR,PC,PSR
 Lecture 3
                       OS calls implemented with trap (SVC)
```

### **NVIC**

- Set priorities
  - PendSV low
  - Timer1 high
- Trigger PendSV

NVIC\_INT\_CTRL\_R

Page 160 of tm4c123gh6pm.pdf

### Launch

- Set SysTick period
- Set PendSV priority
- Using RunPt
  - Pop initialize Reg
- Enable interrupts
- · Branch to user

Lecture 3 J. Valvano, A. Gerstlauer EE445M/EE380L.6

# To do first (1) To do last (2)

- Debugging
- Interrupts
- OS\_AddThread
- Assembly
- NVIC
- PendSV
- OS\_Suspend
- OS\_Launch

- Stack size
- FIFO size
- Timer1 period
- SysTick period
- Semaphores
- PSP
  - Just use MSP

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 55

## Lab 2 Part 1 (1)

- Debugging
  - How to breakpoint, run to, dump, heartbeat
- Interrupts
  - How to arm, acknowledge, set vectors
  - What does the stack look like? What is in LR?
- OS\_AddThread
  - Static allocation of TCBs and Stack
  - Execute 1,2,3 times and look at TCBs and Stack
- Assembly
  - PendSV, push/pull registers, load and store SP
  - Enable, disable interrupts
  - Access global variables like RunPt

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6

# Lab 2 Part 1 (2)


- NVIC
  - Arm/disarm, priority
- PendSV
  - How to trigger
  - Write a PendSV handler to switch tasks
- OS\_Suspend (scheduler and PendSV)
- OS\_Launch (this is hard)
  - Run to a line at the beginning of the thread
  - Make sure TCB and stack are correct

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6 57

# Debugging tips

- · Visualize the stacks
- Dumps and logs
- Logic analyzer



Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6

# Summary

- Threads are executing software tasks
- Synchronization is important
- RTOS has unique requirements
  - Reliability
  - Real-Time
  - Priority
  - Certification
  - Runs in ROM

Lecture 3

J. Valvano, A. Gerstlauer EE445M/EE380L.6