- 实验目的和要求
- 1. Design the CPU Controller, Datapath, bring together the basic units into Multiple-cycle CPU
- 2. Verify the MC CPU with program and observe the execution of program
- 实验内容和原理
- Multiple-cycle CPU Controller

The following table shows the output of CPU Controller:


Output Signal	Meaning When 1 Meaning When 0		
PCSrc[1:0]	00: PC + 4;01: Branch Instr.;10: jump Instr		
WritePC	Write PC	Not Write PC	
IorD	Instruction Addr	Data Addr	
WriteMem	Write Mem	Not Write Mem	
Write DR	Write Data. Reg	Not Write Data. Reg	
Write IR	Write Instr. Reg	Not Write Instr. Reg	
MemToReg	From Mem. To Reg	From ALUOut To Reg	
RegDest	rd	rt	
ALUC	ALU Controller Op		
ALUSrcA	Register rs PC		
ALUSrcB	Selection:00:Reg rt; 01:4; 10:Imm.; 11: branch Address		
WriteA	Write A Reg.	Not Write A Reg.	
WriteB	Write B Reg.	Not Write B Reg.	
WriteC	Write C Reg.	Not Write C Reg.	
WriteReg	Write Reg.	Not Write Reg.	

2. The principle of CPU Controller


The typical implement is to use five stages to complete instruction execution:

- 1) IF: Instruction Fetch
- 2) ID: Instruction Decode
- 3) EX: Excution


- 4) MEM: Memory Access (lw/sw)
- 5) WB: Write Back



However, instructions of different types can have different number of stages, thus making the following infinite state machine:



3. The Datapath of Multiple-cycle CPU



Note that there are some additional registers like IR and DR, and PC+4 is implemented by ALU.

## 三、 实验过程和数据记录

## The code of the main part is as follows:

```
// Multiple-cycle CPU control module, implemented by a finite state machine
module ctrl(clk, rst, ir data, zero, write pc, iord, write mem, write dr,
write ir, memtoreg, regdst,
pcsource, write c, alu ctrl, alu srcA, alu srcB, write a, write b,
write reg, state, insn type, insn code, insn stage);
   //states
   parameter IF = 4'b0000, ID = 4'b0001, EX R = 4'b0010,
       EX LD = 4'b0011, EX ST = 4'b0100, MEM RD = 4'b0101,
       MEM ST = 4'b0111, WB R = 4'b1000, WB LS = 4'b1001, EX BEQ = 4'b1010,
EX J = 4'b1011, OTHER = 4'b1111;
   //ALU control signals
   parameter ADD = 2'b00, SUB = 2'b01, AND = 2'b11, NOR = 2'b10;
   parameter LED IF = 4'b0001, LED ID = 4'b0010, LED EX = 4'b0011, LED MEM
=4'b0100, LED WB = 4'b0101;
   parameter LED R = 4'b0001, LED J = 4'b0010, LED I = 4'b0011, LED N
= 4'b0000;
   parameter LED LD = 4'b0001, LED ST = 4'b0010, LED AD = 4'b0011,
       LED SU = 4'b0100, LED AN = 4'b0101, LED NO = 4'b0110,
       LED JP = 4'b0111, LED NI = 4'b0000;
   //stages
   parameter STAGE IF = 3'b000, STAGE ID = 3'b001, STAGE EXE = 010,
STAGE WB = 3'b100, STAGE MEM = 3'b011;
   // input signals
   input
               clk;
                         //clock
                         //reset
   input
               rst;
   input [31:0] ir data; //instruction
                        //zero signal
   input
               zero;
   // control signals
```

```
output write_pc; //write PC enable
output iord; //IorD signal to us
                           //IorD signal to use PC or the ALU result as
the address of memory
           write_mem; //write memory enable
   output
            write_dr; //write the data register enable
write_ir; //write the instruction register enable
   output
   //memtoreg signal decides the data written to register is from the
data register or the ALU result
           memtoreg;
   output
   output
               regdst; //regdst decides whether the written register
is rt or rd
   output [1:0] pcsource; //pcsource controls the PC assignment
//write c decides whether to write the ALU result into registerC
   output write c;
   output [1:0] alu_ctrl; //ALU control signal
   output alu_srcA; //ALU source A port
   output [1:0] alu srcB; //ALU source B port
//write a decides whether to write RegFile's output A port into registerA
   output
            write a;
//write b decides whether to write RegFile's output B port into registerB
   output write b;
               write reg; //write register enable
   output
   output [3:0] state; //status of state machine
   output [3:0] insn type; //type of instruction
   output [3:0] insn code; //operation code type of instruction
   output [3:0] insn stage; //instruction stage
   reg [3:0] state;
   reg [3:0] insn type;
   reg [3:0] insn code;
   reg [3:0] insn stage;
   reg write_pc;
           iord;
   reg
   reg
          write mem;
           write dr;
   rea
           write ir;
   rea
           memtoreg;
   rea
   reg regdst;
   reg [1:0] pcsource;
   reg write c;
   reg [1:0] alu ctrl;
          alu srcA;
   req
   reg [1:0] alu srcB;
   reg write_a;
           write_b;
   reg
         write_reg;
   rea
   initial begin
      state <= OTHER;</pre>
      write pc <= 1'b0;
      write mem <= 1'b0;</pre>
      write dr <= 1'b0;</pre>
      write ir <= 1'b0;
       memtoreg <= 1'b0;</pre>
      regdst <= 1'b0;
       pcsource <= 2'b00;</pre>
                            //PC+4
       write_c <= 1'b0;
       alu ctrl <= 2'b00;
       alu srcA <= 1'b0; //PC</pre>
       alu srcB <= 2'b01; //4
       write a <= 1'b0;
      write b <= 1'b0;
```

```
write reg <= 1'b0;
end
always @ (posedge clk or posedge rst)
begin
   if (rst == 1)
   begin
       state <= IF;
       insn stage <= STAGE IF;</pre>
   end
   else
   case (state)
       IF:
                          // Instruction Fetch
       begin
           write reg <= 1'b0;</pre>
           write mem <= 1'b0;</pre>
           write pc <= 1'b1; //next state PC will be PC+4</pre>
           write ir <= 1'b1; //fetch instruction</pre>
           pcsource <= 2'b00;</pre>
           //jump to the next state and stage
           state <=ID;</pre>
           insn stage <= STAGE ID;</pre>
       end
       ID:
                           // Instruction Decode
       begin
           write pc <= 1'b0; //reset</pre>
           write ir <= 1'b0; //reset</pre>
           //write RegFile's output A port into registerA
           write a <= 1'b1;
           //write RegFile's output B port into registerB
           write b <= 1'b1;
           alu srcA <= 1'b0; //PC
           alu srcB <= 2'b11; //signed-extended immediate<<2</pre>
           alu ctrl <= ADD;</pre>
           write c <= 1'b1; //write the ALU result into registerC
           case (ir data[31:26])
               6'b000000:
                                // R type insn
               begin
                   //jump to the next state and stage
                   state <= EX R;
                   insn stage <= STAGE EXE;</pre>
               end
               6'b000010: // Jump insn
               begin
                   //jump to the next state and stage
                   state <= EX J;
                   insn stage <= STAGE EXE;</pre>
                   pcsource <= 2'b10; //jump address</pre>
               end
               6'b000100:
                             // Beq insn
               begin
                   //jump to the next state and stage
                   state <= EX BEQ;</pre>
                   insn stage <= STAGE EXE;</pre>
                   pcsource <= 2'b01; //registerC</pre>
               end
               6'b100011: // Load
               begin
                   //jump to the next state and stage
                   state <= EX LD;</pre>
                   insn stage <= STAGE EXE;</pre>
```

```
6'b101011: // Store
       begin
           //jump to the next state and stage
           state <= EX ST;</pre>
           insn stage <= STAGE EXE;</pre>
       end
       default:
       begin
       state <= EX R;
       insn stage <= STAGE EXE;</pre>
    endcase
end
EX R:
               // Excution of R-type
begin
   write a <= 1'b0; //reset</pre>
   write b <= 1'b0; //reset</pre>
    alu srcA <= 1'b1; //registerA</pre>
    alu srcB <= 2'b00; //registerB</pre>
   write c <= 1'b1; //write the ALU result into registerC</pre>
    case(ir data[5:0])
    //generate ALU control signal according to opcode
       6'b100000: alu ctrl <= ADD;
       6'b100010: alu_ctrl <= SUB;
       6'b100100: alu_ctrl <= AND;
       6'b100111: alu ctrl <= NOR;
       default: alu ctrl <= ADD;</pre>
    endcase
    //jump to the next state and stage
    state <=WB R;
    insn stage <= STAGE WB;</pre>
   memtoreg <= 1'b0; //registerC</pre>
   write reg <= 1'b1;</pre>
                         //enable
   regdst <= 1'b1;
                          //rd
end
WB R:
                   // Write Back of R-type
begin
   write c <= 1'b0;
    //jump to the next state and stage
   state <=IF;</pre>
   insn stage <= STAGE IF ;</pre>
   iord <= 1'b0;
                          //PC
   alu srcA <= 1'b0;
                          //PC
                          //4
   alu srcB <= 2'b01;
   alu ctrl <= ADD;</pre>
   write reg <= 1'b0;</pre>
                          //reset
end
EX LD:
                  // Excution of Load
begin
write a <= 1'b0;
                      //reset
write b <= 1'b0;
                      //reset
iord <= 1'b1;
                      //registerC
alu srcA <= 1'b1;
                      //registerA
alu srcB <= 2'b10;
                      //signed-extended immediate
alu ctrl <= ADD;</pre>
write c <= 1'b1; //write the ALU result into registerC</pre>
//jump to the next state and stage
state <= MEM RD ;</pre>
insn stage <= STAGE MEM ;
end
MEM RD:
                      // Memory Access of Load
```

```
begin
    write c <= 1'b0; //reset</pre>
    write dr <= 1'b1; //enable to write the data register</pre>
    //jump to the next state and stage
    state <= WB LS;</pre>
    insn stage <= STAGE WB;</pre>
   write_reg <= 1'b1; //enable
memtereg <= 1'b1; //the da</pre>
   memtoreg <= 1'b1;
                            //the data register
    regdst <= 1'b0;</pre>
                            //rt
end
WB LS:
                    // Write Back of Load
begin
    write dr <= 1'b0; //reset</pre>
    //jump to the next state and stage
    state <=IF;</pre>
    insn_stage <= STAGE IF ;</pre>
    iord <= 1'b0;
                      //PC
    alu srcA <= 1'b0; //PC</pre>
    alu srcB <= 2'b01; //4
    alu ctrl <= ADD;</pre>
    write reg <= 1'b0;
                            //reset
end
EX ST:
                    // Excution of Store
begin
    write a <= 1'b0;
                            //reset
   write b <= 1'b0;
                            //reset
    iord <= 1'b1;
                           //registerC
    alu_srcA <= 1'b1;
                           //registerA
    alu_srcB <= 2'b10;
                            //signed-extended immediate
    alu ctrl <= ADD;</pre>
    write mem <= 1'b1;</pre>
                            //enable
    write c <= 1'b1; //write the ALU result into registerC</pre>
    //jump to the next state and stage
    state <= MEM ST;</pre>
    insn stage <= STAGE MEM ;</pre>
end
                        // Memory Access of Store
MEM ST:
begin
    write c <= 1'b0; //reset</pre>
    //jump to the next state and stage
    state <=IF;</pre>
    insn stage <= STAGE IF;</pre>
    iord <= 1'b0;
                           //PC
    alu srcA <= 1'b0;
                            //PC
    alu_srcB <= 2'b01;
                            //4
    alu ctrl <= ADD;</pre>
end
EX J:
                    // Excution of Jump
begin
    write a <= 1'b0; //reset</pre>
    write b <= 1'b0; //reset</pre>
    write c <= 1'b0; //reset</pre>
    write pc <= 1'b1; //enable</pre>
    //jump to the next state and stage
    state <=IF;</pre>
    insn stage <= STAGE IF;</pre>
    pcsource <= 2'b10; //jump address</pre>
    alu srcA <= 1'b0;
                            //PC
    alu srcB <= 2'b01;</pre>
                            //4
    alu ctrl <= ADD;</pre>
end
```

```
EX BEQ:
                     // Excution of Beq
       begin
           write_a <= 1'b0;
                                 //reset
           write b <= 1'b0;
                                 //reset
           write c <= 1'b0;
                                 //reset
           alu srcA <= 1'b1;
                                 //registerA
           alu srcB <= 2'b00;
                                 //registerB
           alu ctrl <= SUB;</pre>
           pcsource <= 2'b01;</pre>
                                //registerC
           //zero signal decides whether to write PC
           write pc <= zero;</pre>
           //jump to the next state and stage
           state <=IF;</pre>
           insn_stage <= STAGE IF;</pre>
           iord <= 1'b0; //PC
           alu srcA <= 1'b0;
                                //PC
           alu srcB <= 2'b01; //4
           alu ctrl <= ADD;</pre>
       end
       default:
       begin
           state <= IF;</pre>
           insn stage <= STAGE IF;</pre>
           iord <= 1'b0; //PC
                                //PC
           alu srcA <= 1'b0;
           alu srcB <= 2'b01;
                                 //4
           alu ctrl <= ADD;</pre>
       end
   endcase
end
always @ (ir data)
   case (ir data[31:26])
       6'b000000:
                    // R type insn
       begin
       case(ir data[5:0])
       6'b100000: insn code <= LED AD;
       6'b100010: insn code <= LED SU;
       6'b100100: insn code <= LED AN;
       6'b100111: insn code <= LED NO;
       default: insn code <= LED AD;</pre>
       endcase
       insn type <= LED R;
       end
       6'b000010: // Jump insn
       begin
           insn code <= LED JP;</pre>
           insn type <= LED J;
       end
       6'b100011: // Load
       begin
           insn code <= LED LD;</pre>
           insn_type <= LED I;</pre>
       end
       6'b101011: // Store
       begin
           insn code <= LED ST;
           insn type <= LED I;
       end
       default: // Not an instruction
       begin
           insn type <= LED N;
```

```
insn code <= LED NI;
            end
        endcase
endmodule
//Register File, which encapsulates the registers and some multiplexors
module reg wrapper(clk, rst, ir data, dr data, sw,c data, memtoreg,
regdst, write reg,
                         rdata A, rdata B, rdata C, r6out);
    input clk;
                    //clock
    input rst;
                   //reset
    input [4:0] sw;//displayed register address, decided by switch input
    input [31:0] ir_data; //instruction
    input [31:0] dr_data;  //the data register
input [31:0] c_data;  //registerC
    //control signals
    input memtoreg;
    input regdst;
    input write reg;
                                //registerA's data
    output [31:0] rdata A;
    output [31:0] rdata_B; //registerB's data
    output [31:0] rdata_C; //registerC's data
    output [7:0] r6out;
                              //the lowest 8 bit of register6's data
    wire [4:0] rs;
    wire [4:0] rt;
    wire [4:0] rd;
    wire [4:0] nd;
    wire [31:0] ni;
    assign rs = ir data[25:21];
    assign rt = ir data[20:16];
    assign rd = ir data[15:11];
    assign nd = regdst? rd : rt;
    assign ni = memtoreg? dr data : c data;
    regs x regs( .clk(clk),
                       .rst(rst),
                       .rnum A(rs),
                       .rnum B(rt),
                       .rnum C(sw),
                       .wnum(nd),
                       .wdata(ni),
                       .we(write reg),
                       .rdata A(rdata A),
                       .rdata B(rdata B),
                       .rdata C(rdata C),
                       .r6out(r6out));
endmodule
//regs module
module regs(clk, rst, rnum A, rnum B, rnum C, wnum, wdata, we, rdata A,
rdata B, rdata C, r6out);
                                 //clock
                clk;
    input
                                //reset
    input
                 rst;
                             //registerA's address
//registerB's address
//registerC's address
    input [4:0] rnum A;
    input [4:0] rnum_B;
input [4:0] rnum_C;
input [4:0] wnum;
                             //writtten register
//writtten data
    input [31:0] wdata;
   input we;  //write enable
output [31:0] rdata_A;  //registerA's data
output [31:0] rdata_B;  //registerB's data
output [31:0] rdata_C;  //registerC's data
```

```
output [6:0] r6out; //the lowest 7 bit of register6's data
      clk;
wire
wire
           rst;
wire [4:0] rnum A;
wire [4:0]
           rnum B;
wire [4:0] rnum \overline{C};
wire [4:0] rnum_C_old;
wire [4:0]
           wnum;
wire [31:0] wdata;
wire
          we;
reg [31:0] rdata_C;
reg [31:0] rdata_A;
reg [31:0] rdata B;
wire [7:0] r6out;
reg [31:0] r0;
reg [31:0] r1;
reg [31:0] r2;
reg [31:0] r3;
reg [31:0] r4;
reg [31:0] r5;
reg [31:0] r6;
reg [31:0] r7;
reg [31:0] r8;
reg [31:0] r9;
reg [31:0] r10;
reg [31:0] r11;
reg [31:0] r12;
reg [31:0] r13;
reg [31:0] r14;
reg [31:0] r15;
assign r6out = r6[6:0];
//if registerC's content is changed, renew the output
always @ (rnum C)
begin
   case (rnum C)
        5'b00000: rdata C <= r0;
        5'b00001: rdata C <= r1;
        5'b00010: rdata C <= r2;
        5'b00011: rdata C <= r3;
        5'b00100: rdata C <= r4;
        5'b00101: rdata C <= r5;
        5'b00110: rdata C <= r6;
        5'b00111: rdata_C <= r7;
        5'b01000: rdata C <= r8;
        5'b01001: rdata C <= r9;
        5'b01010: rdata C <= r10;
        5'b01011: rdata C <= r11;
        5'b01100: rdata C <= r12;
        5'b01101: rdata C <= r13;
        5'b01110: rdata C <= r14;
        5'b01111: rdata C <= r15;
        default: rdata C <= r0;</pre>
   endcase
end
always @ (posedge clk or posedge rst)
   if (rst == 1)
   begin
      r0 <= 0;
```

```
r1 <= 0;
     r2 <= 0;
     r3 <= 0;
     r4 <= 0;
     r5 <= 0;
     r6 <= 0;
     r7 <= 0;
     r8 <= 0;
     r9 <= 0;
     r10 <= 0;
     r11 <= 0;
     r12 <= 0;
     r13 <= 0;
     r14 <= 0;
     r15 <= 0;
  end
  else if (we == 1)
  begin
     case (wnum)
         5'b00000: r0 <= 0;
         5'b00001: r1 <= wdata;
         5'b00010: r2 <= wdata;
         5'b00011: r3 <= wdata;
         5'b00100: r4 <= wdata;
         5'b00101: r5 <= wdata;
         5'b00110: r6 <= wdata;
         5'b00111: r7 <= wdata;
         5'b01000: r8 <= wdata;
         5'b01001: r9 <= wdata;
         5'b01010: r10 <= wdata;
         5'b01011: r11 <= wdata;
         5'b01100: r12 <= wdata;
         5'b01101: r13 <= wdata;
         5'b01110: r14 <= wdata;
         5'b01111: r15 <= wdata;
       default: r0 \ll 0;
     endcase
end
else
begin
   case(rnum A)
      5'b00000: rdata A <= r0;
      5'b00001: rdata A <= r1;
      5'b00010: rdata A <= r2;
      5'b00011: rdata A <= r3;
      5'b00100: rdata A <= r4;
      5'b00101: rdata A <= r5;
      5'b00110: rdata A <= r6;
      5'b00111: rdata A <= r7;
      5'b01000: rdata A <= r8;
      5'b01001: rdata A <= r9;
      5'b01010: rdata A <= r10;
      5'b01011: rdata A <= r11;
      5'b01100: rdata A <= r12;
      5'b01101: rdata A <= r13;
      5'b01110: rdata A <= r14;
      5'b01111: rdata A <= r15;
      default: rdata A <= r0;</pre>
   endcase
   case(rnum B)
     5'b00000: rdata B <= r0;
```

```
5'b00001: rdata B <= r1;
           5'b00010: rdata B <= r2;
           5'b00011: rdata B <= r3;
           5'b00100: rdata B <= r4;
           5'b00101: rdata B <= r5;
           5'b00110: rdata B <= r6;
           5'b00111: rdata B <= r7;
           5'b01000: rdata B <= r8;
           5'b01001: rdata B <= r9;
           5'b01010: rdata_B <= r10;
           5'b01011: rdata_B <= r11;
           5'b01100: rdata_B <= r12;
           5'b01101: rdata B <= r13;
           5'b01110: rdata B <= r14;
           5'b01111: rdata_B <= r15;
           default: rdata B <= r0;</pre>
        endcase
     end
   end
endmodule
```

## 四、实验结果分析

Program for verification is as follows:

MIPS code	Instruction data	Comment
LW r1, 20(\$0)	0x8C01_0014	R1=0xBEEF_0000
LW r2, 21(\$0)	0x8C02_0015	R2=0x0000_BEEF
ADD r3, r1, r2	0x0022_1820	R3=0xBEEF_BEEF
SUB r4, r1, r2	0x0022_2022	R4=0xBEEE_4111
AND r5, r3, r4	0x0064_2824	R5=0xBEEE_0001
NOR r6, r4, r5	0x0085_3027	R6=0x4111_BEEE
SW r6, 22(\$0)	0xAC06_0016	22=0x4111_BEEE
J 0	0x0800_0000	PC=0

The result of execution is as follows:

MIPS	Instruction	Type	Code	State	Execution
code	data				
LW	0x8C01_0014	3	1	0	IF, PC=0
r1,			(LD)	1	ID, PC=1
20(\$0)				3	EX_LD
				5	MEM_RD,ReadMemAddr=0x14=20
				9	WB_LS, R1=0xBEEF_0000
LW	0x8C02_0015	3	1	0	IF, PC=1
r2,			(LD)	1	ID, PC=2
21(\$0)				3	EX_LD

					<u> </u>
				5	MEM_RD,ReadMemAddr=0x15=21
				9	WB_LS, R2=0x0000_BEEF
ADD	0x0022_1820	1	3	0	IF, PC=2
r3, r1,			(AD)	1	ID, PC=3
r2				2	EX_R
				8	WB_R, R3=0xBEEF_BEEF
SUB	0x0022_2022	1	4	0	IF, PC=3
r4, r1,			(SU)	1	ID, PC=4
r2				2	EX_R
				8	WB_R, R4=0xBEEE_4111
AND	0x0064_2824	1	5	0	IF, PC=4
r5, r3,			(AN)	1	ID, PC=5
r4				2	EX_R
				8	WB_R, R5=0xBEEE_0001
NOR	0x0085_3027	1	6	0	IF, PC=5
r6, r4,			(NO)	1	ID, PC=6
r5				2	EX_R
				8	WB_R, R6=0x4111_BEEE
SW	0xAC06_0016	3	2	0	IF, PC=6
r6,			(ST)	1	ID, PC=7
22(\$0)				4	EX_ST, WriteMemAddr=0x16=22
				7	MEM_ST,Mem(22)=0x4111_BEEE
J 0	0x0800_0000	2	7	0	IF, PC=7
			(JP)	1	ID, PC=8
				b	EX_J, PC=0

The result indicates that the code implements the required functions correctly.

## 五、 讨论与心得

What problem you met and how do you solve it.

I've added some codes in the EX\_J state in the ctrl module compared to the give reference code:

If the codes above is not added, when a jmp instruction finishes, the state transfers to IF. Note that alu\_srcA, alu\_srcB, alu\_ctrl have not been initialized( and nor of them have been initialized appropriately before), so write\_pc <= 1'b1; will make the value of PC wrong, that is to say, not equal to PC+4.