


EE450, Fall 2021

Error Detection & Control


Mod-2 addition



Mod-2 addition \Rightarrow X-OR
Logic

$$\begin{array}{r}
 0 \quad 0 \quad 0 \\
 0 \quad 1 \quad 1 \\
 1 \quad 0 \quad 1 \\
 \hline
 1 \quad 1 \quad 0
 \end{array}$$

no error




$$\begin{array}{r}
 T/X \quad 101101 \\
 \hline
 \text{Error} \quad 011001
 \end{array}$$

no

error

$$\begin{array}{r}
 R/X \quad 1000100 \leftarrow \text{3 errors have} \\
 \qquad \qquad \qquad \text{occurred.}
 \end{array}$$





(2)

Error Detection Algorithms

@ Tx side: The Tx will generate a n-bit sequence called the FCS Sequence (Frame Check Sequence) and append them at the end of the frame (Trailer).

How does he generate the FCS bits (which are not part of the payload but they will help Rx to detect errors).

payload but they will help Rx to detect errors.




(3)

FCS generation algorithm

(Division
is Mod,
2 option)

$(n+1)$


Generator
polynomial



Remainder

(n-bits
long)

FCS-bits



and MOD2


addition/subtract

multiplication

$$\begin{array}{r}
 0 & 0 & 0 \\
 0 & 1 & 1 \\
 \hline
 1 & 0 & 1 \\
 \hline
 1 & 1 & 0
 \end{array}$$

$$\begin{array}{r}
 0 & 0 & 0 \\
 0 & 1 & 0 \\
 \hline
 1 & 0 & 0
 \end{array}$$


@ R/X



Received sequence

(which is NOT necessarily the T_K sequence (i.e. some errors may have occurred)).

Generator sequence



Received Sequence

Reminder

If the remainder
 $\neq 0$

If the remainder
is 0, he will
declare no errors
are detected
(but he could be wrong)

R/X declare the

frame is erroneous (and he will always
drop it. be correct in his decision.)

If errors did occur but remainder is still 0 we say the receiver failed to detect errors.

Polynomial representation

$$101010$$

$$x^5 + x^3 + x$$

$$101101$$

$$x^5 + x^3 + x^2 + 1$$

@ receiver


$$\begin{array}{r} x^3 + x + 1 \\ \hline x^6 + x^2 + x \\ \hline x^6 + x^4 + x^3 \\ \hline x^4 + x^3 + x^2 + x \\ \hline x^4 + x^2 + x \\ \hline \end{array}$$



$$\begin{array}{r} x^3 \\ \hline x^3 + x + 1 \\ \hline \end{array}$$

$$\rightarrow x + 1$$

remainder



011






Stop & wait ARQ

T/X can transmit one frame at a time & then he has to stop, wait for ACK, before he can send another frame.



a brand new frame
but reusing an old acked response #



Here in S&W ARQ we only need

two sequences of 1 because there can only be one frame in transit.


⇒ we need only one bit to sequence the frames. That bit resides in the "control field" of the frame.

$$\text{Throughput} = \frac{4 \text{ frames}}{4 \text{ RTT}} = 1 \text{ frame/RTT}$$

Throughput

$$= \frac{2 \text{ Frames}}{3 \text{ RTT}}$$

not used






Protocols do not like NAK.

sender will time-out

$$\text{Throughput} = \frac{2 \text{ Frames}}{\text{RTT} + \text{Toaf} + \text{RTT}}$$

*error detect
drop it and do nothing





Sliding Windows ARQ

Here the sender can transmit multiple frames continuously before he has to stop.

When should he stop?

of frames

Sent in one

RTT can't

exceed the

$BW \times Delay$
Product.


you ran out
of sequence

numbers

Let $m = \#$ of bits
used for
sequencing
the frames

(recall $m = 1$ for
SLW ARQ)

for ex. Suppose $m = 3$




↑ Brand new frames

- ② In Sliding Window, the receiver has the option of ACK frames accumulating (all frames had to be ACKed but not necessarily individually)

for $n_L = 3$

Throughput

$$= \frac{4 \text{ frames}}{\text{RTT}}$$



- ③ In Sliding Window ARQ, each side must maintain two sets of Windows

SWS: Sender Window Size

= Max # of unacknowledged frames the sender can send.

RWS : The max # of frames
(both in-order & out-of
order) the receiver is willing
to accept (i.e. to buffer)

In Go-back-N ARQ

RWS = 1

The RX is
only willing
to accept
the in-order
frames.