

NATIONAL UNIVERSITY OF SINGAPORE

CS2100 – COMPUTER ORGANISATION

(Semester 2: AY2018/19)

Time Allowed: 2 Hours

INSTRUCTIONS TO CANDIDATES

1. Please write your Student Number with a pen (to prevent accidental erasure) only on the **ANSWER BOOKLET**. Do not write your name.
2. This assessment paper consists of **SEVEN (7)** questions and comprises **EIGHTEEN (18)** printed pages.
3. This is a **CLOSED BOOK** assessment. One double-sided A4 reference sheet is allowed.
4. Calculators and computing devices such as laptops and PDAs are not allowed.
5. Answer all questions and write your answers in the **ANSWER BOOKLET** provided.
6. You may use pencil to write your answers.
7. Page 12 onwards contain the MIPS Reference Data Sheet and several blank tables for your rough works.
8. You are to submit only the ANSWER BOOKLET and no other document.

1. [12 marks]

Study the following MIPS code, which has one input **\$s0** and two outputs **\$t0** and **\$t1**.

```

    addi $t0, $zero, 32
    addi $t1, $zero, 32
L:   beq  $s0, $zero, N
    andi $t2, $s0, 0x0001
    beq  $t2, $zero, E
    addi $t1, $t1, -1
E:   addi $t0, $t0, -1
    srl  $s0, $s0, 1
    j    L
N:

```

- What are the values of **\$t0** and **\$t1** at the end of the execution if the value of **\$s0** at the start is 32? [2 marks]
- If the value of **\$s0** is 43 at the start of execution, what is the total number of times both **beq** instructions branch? That is, when both "**beq \$s0, \$zero, N**" branches to **N** and "**beq \$t2, \$zero, E**" branches to **E**. [2 marks]
- Give a value of **\$s0** at the start such that the values of **\$t0** and **\$t1** at the end of the execution are both 0. [2 marks]
- What is the encoding of the only **R-format** instruction above in *hexadecimal*? [2 marks]
- Write the relationship between **\$t0** and **\$s0** as well as between **\$t1** and **\$s0** in a single sentence each. [2 marks]
- Our current MIPS instruction set does not have **load half-word** since **lhw** is a pseudo-instruction. **lhw** loads 16 bits from memory to the lower half of the register and sets the upper half of the register to all zeros. The pseudo-instruction **lhw \$t0, 80(\$zero)** will be translated into actual MIPS instructions before being run. Write down the equivalent actual instructions to perform **load half-word** in the fewest number of MIPS instructions possible. [2 marks]

2. [4 marks]


As the number -0.3_{10} cannot be represented precisely in binary, it also cannot be represented precisely in the IEEE 754 standard single precision floating point format. However, we can approximate the value by truncating the bits to the nearest representation.


Write the approximation of -0.3_{10} in IEEE 754 standard single precision floating point format. Give your answer in hexadecimal. [4 marks]

3. [14 marks]

You are given the implementation of MIPS processor on the next page with partially incorrect modification to include the Jump instruction (j). Note that for the added multiplexer (the one with control signal **IsJump?**), if **IsJump?** is 0, the top input is chosen; otherwise the bottom input is chosen.


- (a) Describe what is wrong with the implementation in one sentence. [2 marks]
- (b) Consider an instruction **0x0800C840** at address **0x2100FFFC**. What is the next value of PC when the instruction is executed using the incorrect processor above? [3 marks]
- (c) Since we are using the intermediate signal **ALUop**, we specify that the **ALUop** for j instruction is **11**. The rest of the **ALUop** does not change. Fill in the missing values in the control signal table in the answer booklet. [3 marks]
- (d) Modify the combinational circuit given in the answer booklet to include **ALUop1**, **ALUop0** and **IsJump?** control signals. [4 marks]
- (e) Given that there is no change to the ALU Control unit shown below for your convenience, what will be the value of **ALUcontrol** when the instruction **0x08000031** is executed? Give your answer in 4 bits binary. [2 marks]





4. [16 marks]

A sequential circuit goes through the following states, whose state values are shown in decimal:




The states are represented by 4-bit values $ABCD$. Implement the sequential circuit using a D flip-flop for A , T flip-flops for B and C , and a JK flip-flop for D .

- Write out the **simplified SOP expressions** for all the flip-flop inputs. [10 marks]
- Implement your circuit according to your simplified SOP expressions obtained in part (a). Complete the given state diagram on the Answer Booklet, by indicating the next state for each of the five unused states. [5 marks]
- Is your circuit self-correcting? Why? (Answer without reason will not be given mark.) [1 mark]

5. [22 marks]

For the parts below, you are to assume that complemented literals are not available. Note also that circuit that is correct but uses more logic gates than necessary will be given partial credit.

- (a) The **8-bit count-1** device, whose block diagram is shown below, takes in an 8-bit input $ABCDEFGH$ and outputs $F_3F_2F_1F_0$ which is the number of 1s in the input. For example, if $ABCDEFGH = 11101101$, then $F_3F_2F_1F_0 = 0110$ (six).



How would you implement an **8-bit count-0** device to count the number of 0s in the input using the above 8-bit count-1 device and XOR gates? No other gates or devices besides the count-1 device and XOR gates are allowed. [3 marks]

- (b) Assuming that the 8-bit input $ABCDEFGH$ is an unsigned binary number. Let $P(A,B,C,D,E,F,G,H)$ be a Boolean function that returns 1 if $ABCDEFGH$ contains an odd number of 1s and $ABCDEFGH$ is an even number, or returns 0 otherwise. For example, the function P returns 1 for the following inputs: 01110000, 10111010, 00010000, but returns 0 for the following inputs: 00111001, 10100001, 11110000.

Implement P using the **Count-1 device** as shown in part (a) above, with the fewest number of additional logic gates. [3 marks]

- (c) Assuming that the 8-bit input $ABCDEFGH$ is an unsigned binary number. Let $Q(A,B,C,D,E,F,G,H)$ be a Boolean function that returns 1 if $ABCDEFGH$ is a multiple of 17 (eg: 0, 17, 34, 51, etc.), or returns 0 otherwise.

Given a **parallel adder**, a **magnitude comparator**, a **decoder**, an **encoder**, and a **demultiplexer**, implement Q using only ONE of these devices, without any additional logic gates. Your device should be the smallest possible (for example, if an 8-bit parallel adder is sufficient, you should not use a 16-bit parallel adder). [4 marks]

5. (continue...)


- (d) Implement the following four-variable function $R(A,B,C,D)$ using a single 4:1 multiplexer without any additional logic gates. [6 marks]

$$R(A,B,C,D) = \sum m(0, 2, 3, 4, 6, 7, 12, 14)$$

- (e) Study the following circuit which uses a **half adder (HA)**, a **2×4 decoder** with 1-enable and active high outputs, three **4:1 multiplexers** and three devices each with a 1-enable control (EN):

- A **(×2)-device**: it takes in two inputs P and Q and produces 3-bit output with value $(P+Q) \times 2$.
- A **(+2)-device**: it takes in two inputs P and Q and produces 3-bit output with value $P+Q+2$.
- A **(+3)-device**: it takes in two inputs P and Q and produces 3-bit output with value $P+Q+3$.

For the three devices above, if a device is not enabled, its outputs are all zeroes.



Redesign the above circuit so that it can be implemented using the fewest logic gates. Write your expressions for X , Y and Z . You do not need to draw your circuit. [6 marks]

6. [18 marks]

Given three integer arrays A , B , C , where arrays B and C each contains n elements and array A contains $2n$ elements, a MIPS code is written to update the elements in A with the elements in B and C as follows:

$$A[k] = A[k] + B[k/2] \quad \text{if } k \text{ is even}$$

$$A[k] = A[k] + C[(k-1)/2] \quad \text{if } k \text{ is odd}$$

For example, suppose $A = \{1, 2, 3, 4, \dots\}$, $B = \{101, 102, \dots\}$ and $C = \{201, 202, \dots\}$, then the final values in A are $\{102, 203, 105, 206, \dots\}$.

The MIPS code fragment is shown below.

```

# $s0 = base address of array A
# $s1 = base address of array B
# $s2 = base address of array C
# $s3 = n, the number of elements in array B
add $t0, $s0, $0      # Inst1, Address: 0x00FFFF18
add $t1, $s1, $0      # Inst2
add $t2, $s2, $0      # Inst3
add $t3, $s3, $s3     # Inst4: $t3 = 2n
add $t4, $0, $0       # Inst5: $t4 = k (loop variable)

Loop: slt $t5, $t4, $t3 # Inst6: k < 2n?
      beq $t5, $0, End  # Inst7

      lw $t6, 0($t0)     # Inst8
      lw $t7, 0($t1)     # Inst9
      add $t6, $t6, $t7  # Inst10
      sw $t6, 0($t0)     # Inst11

      lw $t8, 4($t0)     # Inst12
      lw $t9, 0($t2)     # Inst13
      add $t8, $t8, $t9  # Inst14
      sw $t8, 4($t0)     # Inst15

      addi $t0, $t0, 8    # Inst16
      addi $t1, $t1, 4    # Inst17
      addi $t2, $t2, 4    # Inst18
      addi $t4, $t4, 2    # Inst19

      j Loop             # Inst20
End:

```


For parts (a), (b), (c): Given a **two-way set associative data cache** with 64 words in total, and each block containing 4 words with each word being 4 bytes long. LRU (least recently used) algorithm is used for replacement. Each integer occupies one word.

Assuming that the integer arrays B and C each contains 2^{10} elements. Arrays A , B and C are stored starting at memory addresses 0x00000080, 0x00100000 and 0x00108040 respectively.

The data cache is involved when memory is accessed (that is, when **lw** and **sw** instructions are executed).

- How many bits are there in the set index field? In the byte offset field? [2 marks]
- Which set is $A[0]$ mapped to? Which set is $B[60]$ mapped to? Which set is $C[1032]$ mapped to? You may write your answer in decimal or binary. [3 marks]
- What is the cache hit rate for array A ? For array B ? For array C ? Write your answer as a fraction. [6 marks]

For parts (e), (f), (g): Given a **direct-mapped instruction cache** with 16 words in total and each block contains 4 instructions (words). The first instruction (**add \$t0, \$s0, \$0**) is at memory address **0x00FFF18**. Recall that the integer arrays B and C each contains 2^{10} elements.

- How many misses are there in the 1st iteration (Inst1 to Inst20 inclusive)? [2 marks]
- How many misses are there in the 2nd iteration (Inst6 to Inst20 inclusive)? [2 marks]
- How many misses are there in the execution of the whole code? [3 marks]

7. [14 marks]

Refer to the same MIPS code in the previous question:

```

# $s0 = base address of array A
# $s1 = base address of array B
# $s2 = base address of array C
# $s3 = n, the number of elements in array B
add $t0, $s0, $0      # Inst1, Address: 0x00FFF18
add $t1, $s1, $0      # Inst2
add $t2, $s2, $0      # Inst3
add $t3, $s3, $s3      # Inst4: $t3 = 2n
add $t4, $0, $0        # Inst5: $t4 = k (loop variable)

Loop: slt $t5, $t4, $t3 # Inst6: k < 2n?
      beq $t5, $0, End  # Inst7

      lw $t6, 0($t0)     # Inst8
      lw $t7, 0($t1)     # Inst9
      add $t6, $t6, $t7   # Inst10
      sw $t6, 0($t0)     # Inst11

      lw $t8, 4($t0)     # Inst12
      lw $t9, 0($t2)     # Inst13
      add $t8, $t8, $t9   # Inst14
      sw $t8, 4($t0)     # Inst15

      addi $t0, $t0, 8    # Inst16
      addi $t1, $t1, 4    # Inst17
      addi $t2, $t2, 4    # Inst18
      addi $t4, $t4, 2    # Inst19

      j Loop             # Inst20
End:

```

We assume a 5-stage MIPS pipeline system, and the first instruction (**add \$t0, \$s0, \$0**) begins at cycle 1.

- The jump (j) instruction causes a control hazard. What is the minimum number of stall cycles that a jump instruction would incur and how can that be achieved? [2 marks]
- Assuming without forwarding and branch decision is made at MEM stage (stage 4). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. [3 marks]
- Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. [3 marks]

- d. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). Branch prediction is used, where the branch is predicted not taken. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. [3 marks]
- e. Assuming with forwarding, how would you rearrange the instructions to reduce the number of stall cycles, and how many stall cycles is reduced as a result of this? You do not need to rewrite the full code. Just describe the changes or show the portion that is changed. Your changes should be as minimal as possible. [3 marks]

~~~ END OF PAPER ~~~

(The next few pages contain the MIPS Reference Data sheet,
blank truth tables, K-maps and pipeline charts.)

MIPS Reference Data

①



CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	$R[rd] = R[rs] + R[rt]$	(1) 0/20 _{hex}
Add Immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 _{hex}
Add Unsigned	addu R	$R[rd] = R[rs] + R[rt]$	0/21 _{hex}
And	and R	$R[rd] = R[rs] \& R[rt]$	0/24 _{hex}
And Immediate	andi I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) c _{hex}
Branch On Equal	beq I	if($R[rs] == R[rt]$) $PC = PC + 4 + \text{BranchAddr}$	(4) 4 _{hex}
Branch On Not Equal	bne I	if($R[rs] != R[rt]$) $PC = PC + 4 + \text{BranchAddr}$	(4) 5 _{hex}
Jump	j J	$PC = \text{JumpAddr}$	(5) 2 _{hex}
Jump And Link	jal J	$R[31] = PC + 4; PC = \text{JumpAddr}$	(5) 3 _{hex}
Jump Register	jr R	$PC = R[rs]$	0/08 _{hex}
Load Byte Unsigned	lbu I	$R[rt] = \{24'b0, M[R[rs]](7:0)\}$ +SignExtImm(7:0)	(2) 24 _{hex}
Load Halfword Unsigned	lhu I	$R[rt] = \{16'b0, M[R[rs]](15:0)\}$ +SignExtImm(15:0)	(2) 25 _{hex}
Load Linked	ll I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7) 30 _{hex}
Load Upper Imm.	lui I	$R[rt] = \{\text{imm}, 16'b0\}$	f _{hex}
Load Word	lw I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 23 _{hex}
Nor	nor R	$R[rd] = \sim(R[rs] R[rt])$	0/27 _{hex}
Or	or R	$R[rd] = R[rs] R[rt]$	0/25 _{hex}
Or Immediate	ori I	$R[rt] = R[rs] \text{ZeroExtImm}$	(3) d _{hex}
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/2a _{hex}
Set Less Than Imm.	slti I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) a _{hex}
Set Less Than Imm. Unsigned	sltiu I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6) b _{hex}
Set Less Than Unsig.	sltu R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0/2b _{hex}
Shift Left Logical	sll R	$R[rd] = R[rt] \ll \text{shamt}$	0/00 _{hex}
Shift Right Logical	srl R	$R[rd] = R[rt] \gg \text{shamt}$	0/02 _{hex}
Store Byte	sb I	$M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$	(2) 28 _{hex}
Store Conditional	sc I	$M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$	(2,7) 38 _{hex}
Store Halfword	sh I	$M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$	(2) 29 _{hex}
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b _{hex}
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	(1) 0/22 _{hex}
Subtract Unsigned	subu R	$R[rd] = R[rs] - R[rt]$	0/23 _{hex}

- (1) May cause overflow exception
 (2) SignExtImm = { 16{immediate[15]}, immediate }
 (3) ZeroExtImm = { 16{1b'0}, immediate }
 (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
 (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
 (6) Operands considered unsigned numbers (vs. 2's comp.)
 (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct	
	31	26 25	21 20	16 15	11 10	6 5	0
I	opcode	rs	rt	immediate			
	31	26 25	21 20	16 15	0		
J	opcode	address					
	31	26 25	0				

ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	bclt FI	if($FPcond$) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1/0
Branch On FP False	bclt FI	if(! $FPcond$) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0/0
Divide	div R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	0/-/-/1a
Divide Unsigned	divu R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	(6) 0/-/-/1b
FP Add Single	add.s FR	$F[fd] = F[fs] + F[ft]$	11/10/-/0
FP Add Double	add.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/-/0
FP Compare Single	c.x.s* FR	$FPcond = (F[fs] op F[ft]) ? 1 : 0$	11/10/-/fy
FP Compare Double	c.x.d* FR	$FPcond = (\{F[fs], F[fs+1]\} op \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11/-/fy
* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)			
FP Divide Single	div.s FR	$F[fd] = F[fs] / F[ft]$	11/10/-/3
FP Divide Double	div.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/-/3
FP Multiply Single	mul.s FR	$F[fd] = F[fs] * F[ft]$	11/10/-/2
FP Multiply Double	mul.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/-/2
FP Subtract Single	sub.s FR	$F[fd] = F[fs] - F[ft]$	11/10/-/1
FP Subtract Double	sub.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/-/1
Load FP Single	lwc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/-/-/0
Load FP Double	ldc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}];$ $F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/-/-/0
Move From Hi	mghi R	$R[rd] = Hi$	0/-/-/10
Move From Lo	mflr R	$R[rd] = Lo$	0/-/-/12
Move From Control	mfc0 R	$R[rd] = CR[rs]$	10/0/-/0
Multiply	mult R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/-/-/18
Multiply Unsigned	multu R	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/-/-/19
Shift Right Arith.	sra R	$R[rd] = R[rt] \gg \text{shamt}$	0/-/-/13
Store FP Single	swc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/-/-/0
Store FP Double	sdc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt];$ $M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/-/-/0

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	funct	ft	fs	fd	funct	
	31	26 25	21 20	16 15	11 10	6 5	0
FI	opcode	funct	ft	immediate			
	31	26 25	21 20	16 15			

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if($R[rs] < R[rt]$) $PC = \text{Label}$
Branch Greater Than	bgt	if($R[rs] > R[rt]$) $PC = \text{Label}$
Branch Less Than or Equal	ble	if($R[rs] \leq R[rt]$) $PC = \text{Label}$
Branch Greater Than or Equal	bge	if($R[rs] \geq R[rt]$) $PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

(This page is for your rough work.)

A	B	C	D	A ⁺	B ⁺	C ⁺	D ⁺					

DA

TB

TC

JD

KD

(This page is for your rough work.)

Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
I1 add																														
I2 add																														
I3 add																														
I4 add																														
I5 add																														
I6 slt																														
I7 beq																														
I8 lw																														
I9 lw																														
I10 add																														
I11 sw																														

Cycle																													
I12 lw																													
I13 lw																													
I14 add																													
I15 sw																													
I16 addi																													
I17 addi																													
I18 addi																													
I19 addi																													

(This page is for your rough work.)

Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
I1 add																														
I2 add																														
I3 add																														
I4 add																														
I5 add																														
I6 slt																														
I7 beq																														
I8 lw																														
I9 lw																														
I10 add																														
I11 sw																														
I12 lw																														
I13 lw																														
I14 add																														
I15 sw																														
I16 addi																														
I17 addi																														
I18 addi																														
I19 addi																														

(This page is for your rough work.)

(This page is intentionally left blank.)

(This page is intentionally left blank.)