

CMT2300A Low Power Mode Usage Guide

Summary

This paper introduces the configuration and use method of the low power consumption of CMT2300A. The part numbers covered by this document are as shown below.

Table1. Part Numbers Covered by This Document

Part No.	Frequency	Modem	Function	Configuration	Package
CMT2300A	127 - 1020MHz	(G)FSK/OOK	Transceiver	Register	QFN16

Before reading this document, it is recommended that reading the «AN142 - CMT2300A Quick Start Guideline» , that will be make it easy to understand.

Table of Contents

Sur	nmar	`у		1
1.	Dut	y-Cycle O	Pperation Mode	4
	1.1	Duty-	Cycle Mode Related Register	4
	1.2	RX Du	ıty-Cycle Mode	6
		1.2.1	Control Full Manually	
		1.2.2	Automatically Wake from SLEEP	7
		1.2.3	Automatically Wake from SLEEP, Automatically Enter RX	7
		1.2.4	Automatically Wake from SLEEP, Automatically Exit from RX	8
		1.2.5	Receive Full Automatically	9
	1.3	TX Du	ity-Cycle Mode	9
		1.3.1	Automatically Exit from TX	10
		1.3.2	Automatically Wake from SLEEP, Automatically Exit from TX	10
		1.3.3	Transmit Full Automatically	11
	1.4	Enter	and Exit from Duty-Cycle Mode	11
		1.4.1	Enter Duty-Cycle Mode	11
		1.4.2	Exit from Duty-Cycle Mode	11
2.	Sup	per Low	Power(SLP) Receiving Mode	13
	2.1	Regist	ter associated with SLP receiving	13
	2.2	Basic	Principles of Low Power Transceiver	13
	2.3	Chanr	nel Sensing	14
		2.3.1	Register associated with channel sensing	15
		2.3.2	RSSI Contrast	16
		2.3.3	Phase Jump Detector (PJD)	16
	2.4	SLP R	eceiving Mode Detail	17
		2.4.1	SLP Pattern 0	18
		2.4.2	SLP Pattern 1~3	19
		2.4.3	SLP Pattern 4	20
		2.4.4	SLP Pattern 5-10	21
		2.4.5	SLP Pattern 11-13	22

3.	Document Modification Record	23
4.	Contact Information	. 25



1. Duty-Cycle Operation Mode

1.1 Duty-Cycle Mode Related Register

The corresponding RFPDK interface and parameters are as below:




Figure 1. Duty-Cycle RFPDK Interface

Table 2. Duty-Cycle Related Parameter

Register Bit RFPDK Parameter	Register Bit
Rx Duty-Cycle	RX_DC_EN
Tx Duty-Cycle	TX_DC_EN
Sleep Timer	SLEEP_TIMER_EN
Sleep Time	SLEEP_TIMER_M<10:0>
	SLEEP_TIMER_R<3:0>
Rx Timer	RX_TIMER_EN
Rx Time T1	RX_TIMER_T1_M<10:0>
	RX_TIMER_T1_R<3:0>
Rx Time T2	RX_TIMER_T2_M<10:0>
	RX_TIMER_T2_R<3:0>
Rx Exit State	RX_EXIT_STATE<1:0>
Tx Exit State	TX_EXIT_STATE<1:0>
LFOSC Calibration	LFOSC_RECAL_EN
	LFOSC_CAL1_EN
	LFOSC_CAL2_EN
XTAL Stable Time	XTAL_STB_TIME<2:0>

The contents and explanations of the register can be seen in the following table.

Table3. Register Located in the Configuration Bank:

Register Name	Bits	R/W	Bit Name	Function Description
CUS_SYS2 (0x0D)	7	RW	LFOSC_RECAL_EN	Enable LFOSC recalibration 1. Before you enter the RX or TX every time, if you find the last result of the calibration 2 beyond the boundary, that is not to tune the frequency by the fine adjustment, the calibration 1 can automatically run again, This calibration will

Register Name	Bits	R/W	Bit Name	Function Description
				cost about several milliseconds.
				0: Disable
				1: Enable
				Enable LFOSC Calibration 1, the calcultion
				will only be done once after the power is on
	_			or reset. Ensure that the frequency of the
	6	RW	LFOSC_CAL1_EN	LFOSC is roughly adjusted to 32 kHz. This calculation will cost 5 milliseconds.
				0: Disable
				1: Enable
				Enable LFOSC Calibration 2, the calcultion
				will be runing continuously in the RX or TX
				status, Ensure that the frequency of the
				LFOSC is more accurate adjusted to 32
	5	RW	LFOSC_CAL2_EN	kHz This correction is done in parallel in the
				TX or RX status. The enabling condition is
				that the LFOSC_CAL1_EN must be enabled.
				0: Disable
				1: Enable
				Enable RX timer
	4	RW	RX_TIMER_EN	0: Disable
				1: Enable
		D) 4 (OLEED TIMED EN	Enable SLEEP timer
	3	RW	SLEEP_TIMER_EN	0: Disable
				1: Enable Enable TX Duty Cycle
	2	RW	TY DC EN	0: Disable
		KVV	TX_DC_EN	1: Enable
				Enable RX Duty Cycle
	1	RW	RX_DC_EN	0: Disable
	'	1000	1050_21	1: Enable
			/	Suspend Duty Cycle
	0	RW	DC PAUSE	0: NO suspend
			_	1: Suspend
	7	RW	SLEEP_BYPASS_EN	This bit must keep 0.
				Crystal stability time:
		10		0: 19.5 us
				1: 39 us
				2: 78 us
	6:4	RW	XTAL_STB_TIME<2:0>	3: 155 us
				4: 310 us
				5: 620 us
CUS_SYS3				6: 1240 us
(0x0E)				7: 2480 us
				Automatically exit to the preset status after
				transmitting, it is only valid in the packet
				mode. otherwise, the chip will not automatically exit from the TX status, but
	3:2	RW	TX_EXIT_STATE<1:0>	wait for the MCU to send go_* command to
	0.2	1 1 1 1	17_EXIT_01A1E	switch.
				0: SLEEP
				1: STBY
1		1		2: TFS

Register Name	Bits	R/W	Bit Name	Function Description
				3: NA
	1:0	RW	RX_EXIT_STATE<1:0>	Automatically exit to the preset status after receiving, it is only valid in the packet mode and enabling RX Timer, otherwise the chip will not automatically exit from the RX status, but wait for the MCU to send go_* command to switch. 0: SLEEP 1: STBY 2: RFS 3: NA
CUS_SYS4 (0x0F)	7:0	RW	SLEEP_TIMER_M<7:0>	Define the timing time for SLEEP TIMER, formula as follows:
CUS_SYS5	6:4	RW	SLEEP_TIMER_M<10:8>	
(0x10)	3:0	RW	SLEEP_TIMER_R<3:0>	T = M x 2 ^(R+1) x 31.25 us
CUS_SYS6 (0x11)	7:0	RW	RX_TIMER_T1_M<7:0>	Define the timing time for RX T1 TIMER, formula as follows:
CUS_SÝS7	6:4	RW	RX_TIMER_T1_M<10:8>	
(0x12)	3:0	RW	RX_TIMER_T1_R<3:0>	$T = M \times 2^{(R+1)} \times 20 \text{ us}$
CUS_SYS8 (0x13)	7:0	RW	RX_TIMER_T2_M<7:0>	Define the timing time for RX T2 TIMER, formula as follows:
CUS_SYS9	6:4	RW	RX_TIMER_T2_M<10:8>	
(0x14)	3:0	RW	RX_TIMER_T2_R<3:0>	$T = M \times 2^{(R+1)} \times 20 \text{ us}$

1.2 RX Duty-Cycle Mode

To control the RX Duty-Cycle mode, 4 register control bits are used. According to the actual application requirements, here are 5 combinations of the 4 control bits and the corresponding operation mode.

In the following status diagram, the gray line indicates that the MCU manually sends the go_* command to switch the status, the blue line indicates the chip automatic status switching. Note that switching from the status A to the status B, once the blue line exists, the gray line cannot exist, and the reverse is also the case. That is, if the automatic control is adopted, the MCU is not allowed to use the manual control, otherwise it will disturb the chip operation, there may be a crash situation. If you use the manual switching, the automatic switching cannot be enabled.

1.2.1 Control Full Manually

Controlling full manually means not opening any Duty-Cycle control.

Table 4. Control Full Manually

Control Bit	Value
SLEEP_TIMER_EN	0
RX_DC_EN	0
RX_TIMER_EN	0
RX_EXIT_STATE	0




Figure 2. Receiver Controls Full Manually

1.2.2 Automatically Wake from SLEEP

This mode only opens SLEEP TIMER. After automatically awakening, the chip will switch to the STBY and wait for the MCU operation. Based on the operating principle introduced above, once the chip has entered the SLEEP, the MCU cannot order the chip to jump out of the SLEEP. It can only wait for the sleep counter timeout and begin operation until the SL_TMO interrupt is detected.

Table5 Automatically Wake from SLEEP

Control Bit	Value
SLEEP_TIMER_EN	1
RX_DC_EN	0
RX_TIMER_EN	0
RX_EXIT_STATE	0




Figure 3. Receiver Automatically Wakes from Sleep

1.2.3 Automatically Wake from SLEEP, Automatically Enter RX

Open the RX_DC_EN, when the chip automatically wakes from SLEEP, it will not jump to STBY, but will directly do the PLL correction and switch to the RX to receive. In this mode, the RFS status is not allowed, and the MCU participation has been greatly reduced.

Table 6. Automatically Wake from SLEEP, Automatically Enter RX

Control Bit	Value
SLEEP_TIMER_EN	1
RX_DC_EN	1
RX_TIMER_EN	0
RX_EXIT_STATE	0

SLEEP_TIMER_EN = 1, RX_DC_EN = 1





Figure 4. Receiver Automatically Wakes from SLEEP and Automatically Enters RX

1.2.4 Automatically Wake from SLEEP, Automatically Exit from RX

In this mode, based on the automatically waking from SLEEP, add the automatically exiting from RX. Entering RFS or RX from STBY need the MCU to switch manually (That is not automatically enter the receiving). But once RX is entered, the RX TIMER will start counting, and when the timeout exits, it will automatically switch to the corresponding status according to the RX_EXIT_STATE configuration. In general, the STBY state can be used as a "relay station", the MCU can participate in operations such as clearing the interrupt and reading the FIFO.

Table 7. Automatically Wake from SLEEP, Automatically Exit from RX






Figure 5. Receiver Automatically Wakes from SLEEP, Automatically Exits from RX

1.2.5 Receive Full Automatically

Fully automatic receiving mode, that is, once the operation is started, there is no need the MCU (and not) to participate in the switching status. The MCU can only obtain the chip working status by the preset interrupt, and perform the required operation. It should be noted that before entering the full automatic receiving, the MCU must configure the package format, the FIFO working mode, the interrupt and IO in the STBY status.

Table 8. Receive Full Automatically

Control Bit	Value
SLEEP_TIMER_EN	1
RX_DC_EN	1
RX_TIMER_EN	1
RX_EXIT_STATE	0




Figure 6. Receiver Controls Full Automatically

The mode limitation is that MCU is fast enough, must use the interrupt to interact with the chip and finish the FIFO reading at RX.

The first thing to note about MCU and CMT2300A cooperation is to obey the operation rule. Once the automatic controlling is enabled, you can't manually order to do the same status switching. Also, it is important to note that if the automatic exiting from RX is enabled and the exit status is SLEEP, then the interrupt status in the control bank2 will be lost after exiting to SLEEP. So if you use the mode, you must think it over. Let MCU interact securely with the chip, there will not be the situation without the interrupt. Usually we would recommend users to set RX_EXIT_STATE to 1, which is staying in STBY after automatic exiting from RX, then all the interrupt status will be retained, the power consumption will be reduced greatly. And after you can let the MCU safely deal with all the work, and then manually switch to SLEEP.

1.3 TX Duty-Cycle Mode

To control the TX Duty-Cycle mode, 3 register control bits are used. For TX, no TX TIMER, because the transmitting is active behavior, the power is very large. After transmitting in the packet mode, the default operation of the chip is to automatically exit from the TX status. Therefore, no special counter is required to count. The transmitting time depends entirely on the content to be transmitted.

According to the actual application requirements, here are 3 combinations of the 3 control bits and the corresponding operation mode. The control principle is the same as the RX Duty-Cycle mode.

1.3.1 Automatically Exit from TX

The simplest mode is that after TX, according to the different TX_EXIT_STATE, automatically switches to the corresponding status, and the rest of the situation is switched by MCU manual controlling.

Table 9. Automatically Exit from TX

Control Bit	Value
SLEEP_TIMER_EN	0
TX_DC_EN	0
TX_EXIT_STATE	0/1/2




Figure 7. Transmitter Automatically Exits from TX

1.3.2 Automatically Wake from SLEEP, Automatically Exit from TX

Control Bit

TX_DC_EN

SLEEP_TIMER_EN

In this mode, besides the automatically exiting from TX, also open the SLEEP TIMER. After automatically waking, the chip will switch to STBY and wait for the MCU operation.

Table 10. Automatically Wake from SLEEP, Automatically Exit from TX

Value

1

0





Figure8. Transmitter Automatically Wakes from SLEEP, Automatically Exits from TX

1.3.3 Transmit Full Automatically

Fully automatic transmitting mode, that is, once the operation is started, there is no need the MCU (and not) to participate in the switching state. The MCU can only obtain the chip working state by the preset interrupt, and perform the required operation. It should be noted that before entering the full automatic transmitting, the MCU must first fill in the data to be transmitted in the STBY state, and configure the package format, the FIFO working mode, the interrupt and IO.

Control BitValueSLEEP_TIMER_EN1TX_DC_EN1TX_EXIT_STATE0

Table 11. Transmit Full Automatically






Figure 9. Transmitter Transmits Full Automatically

1.4 Enter and Exit from Duty-Cycle Mode

1.4.1 Enter Duty-Cycle Mode

After the chip initialization is completed, you can configure the related register to enter the desired Duty-Cycle mode in the configuration stage. After completing the configuration in the STBY and then manually entering the SLEEP, the chip will officially begin to operate in accordance with the configuration.

1.4.2 Exit from Duty-Cycle Mode

For non full-automatic Duty-Cycle mode, the system always stops in a certain status and waits for the MCU operation. The MCU can switch the system back to STBY, and then reconfigure several related registers according to the configuration process introduced earlier, and then you can exit from the Duty-Cycle mode.

For full-automatic Duty-Cycle mode, whether it is TX or RX, the MCU does not accurately know the chip operating status, so there must be a 100% reliable mechanism to make the chip to stop running and switch back to the manual control mode.

Assuming CMT2300A starts the full-automatic Duty-Cycle operation after the initialization configuration introduced above, the MCU can exit safely by operating the following register bits:

- 1. Set DC_PAUSE to 1, and there are several possibilities:
 - a) If it is currently in the RX state, it will immediately exit to the STBY state.
 - b) If it is currently in the TX state, it will exit to the STBY state after sending the set N packets(the spectrum will be spurious if it exits immetiately).
 - c) If it is currently in the SLEEP state, it will exit to the STBY state after the sleep timer ends.
 - d) If it is currently in the TUNE state, it will go to the RX or TX state first, and then switch as the described above.
- 2. No matter what kind of possibility, MCU can scan the CHIP_MODE_STA<3:0> register until the chip is confirmed to have entered the STBY.
- Reconfiguring the Duty-Cycle associated register will turn off the full-automatic mode(other registers can also be configured). After completing the configuration, set DC_PAUSE to 0, or else it cannot enter SLEEP.
- 4. Send the go_sleep command to let the configuration take effect, the system will stay at SLEEP and wait for the MCU to continue.

Why does the chip wait until the TX operation is completed or the SLEEP timer is over to switch to STBY after setting DC_PAUSE to 1? This is to allow the chip 100% guarantee to safely exit from the auto run mode. Otherwise, the system may receive the command at any time and will exit at any time. This will not guarantee the reliability. If the user sets a long sleep and does not want to wait that long before exiting, it is recommended that the user exits in second way. The process is as follows:

- 1. Set CONF_RETAIN to 1, and if initialization is set, there is no need to do so again. Make sure SLEEP BYPASS EN is set to 0.
- 2. Send the soft reset or the external reset.
- 3. Scan the CHIP MODE STA<3:0> register until the chip is confirmed to enter the SLEEP state.
- 4. Send the go_stby command immediately to switch the chip to the STBY mode.
- 5. Then configure, send go_sleep after completion.

This operation will not use the DC_PAUSE register because the MCU can be sure that the chip can send the go_stby command after it is initialized to enter the SLEEP status. That is, when the MCU is unable to confirm exactly what status the chip is in, it cannot send any go_* command to do the manual switching, otherwise it does not guarantee the reliability and has the chance to crash.

So in general, it's OK to let users use the first method to exit. The second one is used when there is a special requirement. It is important to note that the two mechanisms that exit from the full-automatic Duty-Cycle mode must be operated only after the CMT2300A has entered the full-automatic Duty-Cycle mode, otherwise an operation error occurs.

2. Supper Low Power(SLP) Receiving Mode

CMT2300A provides a series of options to help users to achieve the supper low power (SLP) reception under the different application requirements. These options must be valid when RX_TIMER_EN is set to 1, that is, when the RX timer is valid. The core content of SLP receiver is how to let the receiver minimize the RX time without the signal, and appropriately extend the RX time to receive with the signal. Finally, the power consumption is minimized and the reception effect is stabilized.

2.1 Register associated with SLP receiving

The corresponding RFPDK interface and parameters are as below:




Figure 10. SLP RFPDK Interface

Table 12. SLP Related Parameter

Register Bit RFPDK Parameter	Register Bit
The bit is fixed to 1	RX_AUTO_EXIT_DIS
SLP Mode	RX_EXTEND_MODE<3:0>

The contents and explanations of the register can be seen in the following table.

Table13. Register Located in the Configuration Bank:

Register Name	Bits	R/W	Bit Name	Function Description
	5	RW	RX_AUTO_EXIT_DIS	The bit is fixed to 1
CUS_SYS10 (0x15)	3:0	RW	RX_EXTEND_MODE<3:0>	Define the 14 supper low power (SLP) receiving patterns. See the following sections for understanding.

2.2 Basic Principles of Low Power Transceiver

The traditional short distance wireless transceiver system usually achieves the low power transceiver in the following basic method. CMT2300A is also compatible with this method, and on this basis, expands 13 more power saving solutions. Let's first introduce the most basic solution that can be implemented when RX_EXTEND_MODE<3:0> is set to 0.




Figure 11. Basic Low Power Transceiver Solution

From the diagram, you can see that only meeting the two computational relationships, RX must be able to capture the TX data in the Duty-Cycle receiving mode:

- 1. Entire RX cycle< TX total time of sending N packets per batch
- 2. RX time> The time that 2 packets plus 1 packet gap

Among of them, a full cycle of RX = RX time+ Sleep time+ Crystal Started and settling time+ PLL frequency correction time

It can be seen that the basic low power solution is constrained by the computational relation. The user first needs to make a compromise between the time of SLEEP and the length of transmitting the data, that is, RX saves power or TX saves power. Second, the user must set the RX time window large enough to 100% capture the data.

2.3 Channel Sensing

First introduce an important auxiliary mechanism of SLP - channel listening before introducing the various SLP patterns. This mechanism generates a signal RSSI_VLD by monitoring whether an active signal appears (1 indicates the presence of the signal and 0 indicates noise). This signal is not only output to the GPIO as an interrupt, but also to assist the implementation of the SLP as a trigger condition.

There are two mechanisms for channel sensing, namely, PJD (Phase Jump Detector) and RSSI contrast.




Figure 12. Channel Sensing Mechanism

It should be noted that the PJD can only be used in FSK mode; the RSSI contrast can be used in both FSK and OOK modes.

2.3.1 Register associated with channel sensing

The corresponding RFPDK interface and parameters are as below:




Figure 13. Channel Sensing RFPDK Interface

Table 14. Channel Sensing Related Parameter

Register Bit RFPDK Parameter	Register Bit
RSSI Valid Source	CCA_INT_SEL<1:0>
PJD Window	PJD_WIN_SEL<1:0>

The contents and explanations of the register can be seen in the following table.

Table 15. Register Located in the Configuration Bank

Register Name	Bits	R/W	Bit Name	Function Description
CHE EVE11	7	RW	PJD_TH_SEL	PJD's hidden configuration bit can be fixed to 0.
(0x16) 6:5	D\A/	CCA INT CEL 41:05	Channel sensing mode option:	
	6:5 RW	RW	CCA_INT_SEL<1:0>	0: Determine whether there is a signal by PJD's

				output 1: Determine whether there is a signal by comparing RSSI. 2: Option 0 and option 1 are both met at the same time 3: NA。
				Only select option 1 in OOK mode.
				This parameter defines how many hops the
0110 03/040				PJD needs to detect before deciding whether
				the incoming signal is noise or signal.
CUS_SYS12	7:6	RW	PJD_WIN_SEL<1:0>	0: 4 inverts
(0x17)				1: 6 inverts
				2: 8 inverts
				3: 10 inverts

2.3.2 RSSI Contrast

This function will be described in detail in the next chapter "RSSI measure and contrast". Here's a brief introduction. The principle of doing RSSI contrast is that the RSSI of the signal or noise is higher than the threshold, and the RSSI_VLD will be valid, otherwise it will not be valid. The advantage of this method is both available for FSK and OOK mode. The disadvantage is that the threshold setting needs to be debugged according to the actual application environment, and avoid being triggered by the noise and interference signal as much as possible. It is not particularly advantageous to generate RSSI_VLD to assist SLP in this way, so we are primarily concerned with the following PJD method.

2.3.3 Phase Jump Detector (PJD)

PJD is a new technology. When the chip is FSK demodulated, it is possible to determine whether the incoming signal is the noise or the useful signal by observing the jump characteristics of the received signal. PJD thinks that switching the input signal from 0 to 1 or from 1 to 0 is a phase jump. The user just needs to configure the PJD_WIN_SEL<1:0> to tell the PJD how many times the signal jump needs to be detected before outputting the result.




Figure 14. Received Signal Jump Diagram

As shown above, a total of 8 symbols are received, but the jump occurs only 6 times, so jump variables are not equal to the number of symbol. The jump variable is equal to the symbol number only when the preamble is received. Pay attention to this when the user sets up.

The following chapter will discuss how the RSSI_VLD signal assists to implement the supper low power (SLP) receiving mode. In general, the more times the PJD inverts, the more reliable the judgment is; the less it

is, the faster it will be done. If the received time window is very small, then the number of times will be reduced to meet the window settings.

According to the test data obtained, in general, if the jumping number is 4 times, it can obtain the very reliable detection result. That is, the noise is not a useful signal. The useful signal will be detected when coming.

2.4 SLP Receiving Mode Detail

As mentioned above, the kernel of SLP is to control the RX time to achieve a goal. When there is usually no useful signal, the RX time is very short and it is only used to detect the arrival of the useful signal. When the useful signal arrives, the RX time will be extended and it can successfully receive the required packet.

So, SLP is based on the various manual, semi automatic, fully automatic RX Duty-Cycle control modes introduced earlier, and further controls the RX status. That is, the 14 SLP patterns defined by RX_EXTEND_MODE<3:0> are all designed to control the RX time. Except the control of the RX state, whether it is automatic or manual, there is no necessary connection with the SLP itself, and the user can implement different SLP modes in different RX Duty-Cycle modes.

These 14 SLP patterns are explained in detail below. First of all, we assume that CMT2300A is working in the RX Duty-Cycle mode, automatically waking from SLEEP, automatically exiting from RX and switching to STBY, MCU is responsible for switching from STBY to SLEEP, and switching from STBY to RX. All 13 SLP patterns will evolve on this basis.

Table16. SLP Detailed Examples of the RX Duty-Cycle Mode

Control Bit	Value
SLEEP_TIMER_EN	1
RX_DC_EN	0
RX_TIMER_EN	1
RX_EXIT_STATE	1




Figure 15. SLP Detailed Examples of the RX Duty-Cycle Mode

We'll introduce the various SLP patterns based on this RX Duty-Cycle mode. The following is a summary of the 14 patterns. The T1 and T2 mentioned in the table refer to the RX, T1, and T2 time windows that are available in the registers.

Table 17. SLP 14 Patterns

No.	RX Extension Way	RX Extension Condition
0	If configured as 0, no extension is made.	
	Leave the RX as soon as the T1 timer is	None
	over.	
1	Legye T1 ence the detection conditions are	RSSI_VLD is valid
2	Leave T1 once the detection conditions are	PREAM_OK is vallid
3	met within T1. And give the control to MCU.	RSSI_VLD and PREAM_OK are both valid.
4	As long as RSSI is detected within T1, exit	
	from T1 and remain in RX until RSSI is not	RSSI_VLD is valid.
	satisfied, and then exit RX	X
5		RSSI_VLD is valid.
6		PREAM_OK is valid.
7	Switch to T2 once the detection conditions	RSSI_VLD and PREAM_OK are both valid.
8	are met within T1. Exit from RX after the T2	PREAM_OK or SYNC_OK, any one is valid.
9	timer is over.	PREAM_OK or NODE_OK, any one is valid.
10		PREAM_OK, SYNC_OK or NODE_OK, any one
		is valid.
11	Switch to T2 once the detection conditions	RSSI_VLD is valid
12	are met within T1. Exit from T2 once SYNC	PREAM_OK is valid
13	is detected within T2. And give the control to	
	MCU. Otherwise, exit from RX after the T2	RSSI_VLD and PREAM_OK are both valid.
	timer is over.	

Among the 14 patterns described above, there are several uses of RSSI_VLD as trigger conditions. Using the RSSI_VLD generated by the PJD to assist the supper low power reception is an innovation of CMT2300A. The effect is very significant. Users are strongly recommended for use. Option 3 combines the RSSI_VLD generated by PJD and PREAM_OK to make the judgment term. It adds the reliability and doesn't add much time.

If option 3 is used, assuming that the transmitter sends a long enough preamble, T1 can be set using the following method:

Set aside 8 symbols for the receiver to do AFC, the PJD invert number is set to 6, the length of preamble is set to 4 or 8 symbols, and then add the time of 6-8 symbols for detecting whether RSSI_VLD& PREAM_OK extension conditions are established. So T1's total time is 14 - 16 symbols. If the crystal frequency of the transmitting and receiving sides has little deviation, for example, it is far less than the set deviation, and then the AFC time of the previous 8 symbols may be relatively reduced. These need the user to confirm by the actual test.

2.4.1 SLP Pattern 0

When the pattern is set to 0, the receiving time is equal to RX T1, without any extension. From the

diagram below, the MCU is only responsible for sending go_rx and go_sleep command switching the status. CMT2300A will perform to automatically wake from sleep and automatically exit from RX, and generate the corresponding interrupt.

The time of RX and SLEEP, etc. given in the figure is only for illustration, without any special meaning.




Figure 16. SLP Pattern 0

2.4.2 SLP Pattern 1~3

When the pattern is set to 1-3, once the detection condition is met within RX T1, the RX T1 will stop to count; the chip will stay at RX and give the control to the MCU; otherwise, exit from RX after the RX T1 timer is over. Three different conditions are as follows:

- 1: The detection condition is RSSI VLD valid.
- 2: The detection condition is PREAM_OK valid.
- 3: The detection condition is RSSI_VLD and PREAM_OK valid at the same time.

 Next, take option 2 as an example to give the timing diagram of TX, MCU, and RX coordination:




Figure 17. SLP Pattern 1~3

It should be noted that the preset time for RX T1 is 10ms. However, once the detection condition is met, it will stop. For example, it stops at 7.5ms. Then it will reset and re timing when it enters the RX next time.

The following scenes are more suitable for using patterns 1 to pattern 3:

In some applications, the content transmitted by TX varies greatly, that is, the content of each sending, the packet length and the number of packages are all uncertain. In this case, when the detection condition is satisfied and the RX T1 is stopped, the switching rights of the RX is returned to the MCU, and it is better for MCU to decide how long it will take to receive.

The following is the comparison of the 3 conditions:

The detection condition for option 1 is that RSSI_VLD is the output result of channel sensing. As described earlier, channel sensing with the aid of PJD, can make a very fast and reliable decision about whether a useful signal is present. More importantly, it does not need to be limited by the data format; it does not need TX to send the long Preamble, and so on. Therefore, the advantage of option 1 is that when the RX T1 window is set to a small size (for example, 5-8 symbols), it can still detect and judge very reliably.

The detection condition for option 2 is that PREAM_OK is the interrupt generated by Packet. This is a traditional detection condition. Generally, at least 2 bytes or more Preamble lengths are required to ensure that the detection is reliable. So the advantage is easy to understand, the disadvantage is there is the Preamble inside the packet format, and the Preamble length transmitted by TX must be long enough (covering 2 RX T1 and 1 SLEEP time). RX T1 also needs to cover 2 bytes or even longer Preamble to achieve the reliable detection.

The detection conditions for option 3 are both valid at the same time. This means that the detection conditions are relatively harsh, very difficult to be triggered by mistake. It is with very high reliability. The minimum value of RX_PREAM_SIZE for CMT2300A can be set to 4 symbols. If combined with the RSSI_VLD signal, it will not increase the time of RX T1, but also can achieve the more reliable detection result.

2.4.3 SLP Pattern 4

When the pattern is set to 4, RX T1 will stop the timer as long as RSSI_VLD is detected to be valid within RX T1, and is always in RX until RSSI_VLD is invalid, and then automatically exits from RX. If RSSI_VLD is detected to be invalid within RX T1, it will exit from RX after the timer is over.



Figure 18. SLP Pattern 4

2.4.4 SLP Pattern 5-10

When the pattern is set to 5-10, once the detection condition is met within RX T1, switch to RX T2, automatically exit from RX after the RX T2 timer is over. Otherwise, if the detection condition is not met within RX T1, exit from RX after the timer is over. Six different conditions are as follows:

- 5: The detection condition is RSSI VLD valid.
- 6: The detection condition is PREAM OK valid.
- 7: The detection condition is RSSI_VLD and PREAM_OK valid at the same time.
- 8: The detection condition is that PREAM OK or SYNC OK, any one is valid.
- 9: The detection condition is that PREAM_OK or NODE_OK, any one is valid.
- 10: The detection condition is that PREAM OK, SYNC OK or NODE OK, any one is valid.

Next, take option 6 as an example to give the timing diagram of TX, MCU and RX coordination:




Figure 19. SLP Pattern 4

The user needs to set the RX T2 long enough to receive all the content needed.

The following scenes are more suitable for using pattern 5 to pattern 10:

Compared to pattern 1-3, the change in pattern 5-10 is the presence of RX T2. After switching to RX T2, the chip does not need MCU to participate in the control, nor need MCU to do overtime by itself, and will automatically exit from RX after RX T2 is timeout. Therefore, these patterns are more suitable for the application that each sent data length is similar, so that RX T2 time is set better.

Here are the practical meanings of patterns 8 to pattern 10:

In some applications, in order to minimize the power consumption of TX/RX, the low power transceiver scheme will not comply with the calculation principle introduced in the chapter 9.2. For example, the RX time is set relatively short, only the detection conditions sent by TX can be captured with probability, but the capture of the 100% cannot be achieved. If the detection condition is set to any one of 2 or 3 conditions valid, it will improve the probability of successful capture, but at the same time the reliability will be reduced. If the market proves that RSSI_VLD assisted by PJD can work reliably, options 8-10 have no practical meaning.

If there is no NODE ID in the packet format, users can also use pattern 9 and pattern 10:

When there is no NODE ID in the package, the register NODE_FREE_EN related with the packet format is set to 1, which means that the register NODE_VALUE is not used to define NODE ID, but define a code value according to a different NODE_SIZE. As long as the receiver detects the data that meets the code value, a NODE_OK interrupt is generated. Therefore, condition 9 and condition 10 can also be satisfied.

2.4.5 SLP Pattern 11-13

When the pattern is set to 11-13, once the detection condition is met within RX T1, switch to RX T2. Once SYNC_OK is detected within RX T2, RX T2 will stop the timer, and the chip will stay at RX and give the control to the MCU. Otherwise, the detection condition is not met within RX T1 or RX T2, and exit from RX after the end of the timer. The three conditions are as follows:

- 11: The detection condition is RSSI_VLD valid.
- 12: The detection condition is PREAM OK vallid.
- 13: The detection condition is RSSI_VLD and PREAM_OK valid at the same time.




Figure 20. SLP Pattern 11-13

The following scenes are more suitable for using pattern 11 to pattern 13:

For the application with Preamble and Sync Word in the packet, you can use the 3 patterns. These 3 patterns advantage is, if there is the different transmitting data in the same channel, then, detecting Preamble or RSSI alone doesn't mean that the received data is wanted, and adding the second detection condition that meet the fixed Sync Word, will be very reliable. If the second detection condition is not met, it will exit after RX T2. In this way, excessive power consumption is not wasted due to the error trigger

Wake up the MCU in SLPMode to send the RF data (Cmt2300_TX()). Users need to close SLPMode first. Open SLPMode again after the sending is completed.

Cmt2300 SLP mode operation code examples see Appendix 1 for details.

3. Document Modification Record

Table18. Document Modification Record Sheet

Version	Chapter	Modification descriptions	Date
0.9	All	Initial release	2017-08-11



Appendix 1: SLP mode enabling code examples:

```
void RF_EnableSLPMode(BOOL bEnable)
   if(TRUE==bEnable)
   {
       u8 tmp;
       Cmt2300_WriteReg(CMT2300_CUS_SYS2, 0xFA);
       /* PJD_TH_SEL = 1 */
       tmp = Cmt2300_ReadReg(CMT2300_CUS_SYS11);
       tmp = 0x80;
       Cmt2300_WriteReg(CMT2300_CUS_SYS11, tmp);
       /* VCO_PKD_CTL_CODE = 1 */
       tmp = Cmt2300_ReadReg(CMT2300_CUS_CMT3);
       tmp \&= 0x3F;
       tmp = 0x40;
       Cmt2300_WriteReg(CMT2300_CUS_CMT3, tmp);
       Cmt2300_EnableReadFifo();
   }
   else
   {
       Cmt2300_WriteReg(CMT2300_CUS_SYS2, 0x00);
   }
}
```

4. Contact Information

Wuxi CMOSTEK Microelectronics Co., Ltd. Shenzhen branch Room 203, Honghai Building, Qianhai Road, Nanshan District, Shenzhen, Guangdong, China

Zip Code: 518000

 Tel:
 +86 - 755 - 83235017

 Fax:
 +86 - 755 - 82761326

 Sales:
 sales@cmostek.com

 Technical support:
 support@cmostek.com

 Website:
 www.cmostek.com



The information furnished by CMOSTEK is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of CMOSTEK and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of CMOSTEK. CMOSTEK products are not authorized for use as critical components in life support devices or systems without express written approval of CMOSTEK. The CMOSTEK logo is a registered trademark of CMOSTEK Microelectronics Co., Ltd. All other names are the property of their respective owners.