# Formal analysis of security models for mobile devices, virtualization platforms, and other critical systems

Grupo de Seguridad Informática

InCo, Facultad de Ingeniería, Universidad de la República, Uruguay

2017

## The Calculus of (Co)Inductive Constructions (CIC) and Coq

CIC is an extension of the simple-typed lambda calculus with:

- Polymorphic types  $[(\lambda x . x) : A \rightarrow A]$
- Higher-order types  $[A \rightarrow A : * : \square]$
- Dependent types [(λ a : A . f a) : (∀ a : A . B<sub>a</sub>)]
- Implemented in Coq
   Type checker + Proof assistant
- Can encode higher-order predicate logic
- (Co)Inductive definitions



## Part I


## VirtualCert

#### OS verification

- OS verification since 1970
  - Hand written proofs
  - Type systems and program logics
  - Proof assistants
- OS verification is the next frontier
  - Tremendous advances in proof assistant technology
  - PL verification is becoming ubiquitous
- Flagship projects:
  - L4.verified: formal verification of seL4 kernel (G. Klein et al, NICTA)
  - Hyper-V: formal verification of Microsoft hypervisor (E. Cohen et al, MSR)

#### Virtualization


#### bare-metal hypervisors



- Allow several operating systems to coexist on commodity hardware
- Provide support for multiple applications to run seamlessly on the guest operating systems they manage
- Provide a means to guarantee that applications with different security policies can execute securely in parallel

#### Virtualization

#### bare-metal hypervisors



- Allow several operating systems to coexist on commodity hardware
- Provide support for multiple applications to run seamlessly on the guest operating systems they manage
- Provide a means to guarantee that applications with different security policies can execute securely in parallel
- They are increasingly used as a means to improve system flexibility and security
  - protection in safety-critical and embedded systems
  - secure provisioning of infrastructures in cloud computing

Hypervisors are a priority target of formal specification and verification

## Motivation and challenge

- Main focus of L4.verified and Hyper-V on functional correctness
- We focus on non-functional properties:
  - Isolation
  - Transparency
  - Availability (maximizing resources under constraints)

#### Both properties go beyond safety:

- Isolation and transparency are 2-safety properties
- Availability is a liveness property

## Motivation and challenge

- Main focus of L4.verified and Hyper-V on functional correctness
- We focus on non-functional properties:
  - Isolation
  - Transparency
  - Availability (maximizing resources under constraints)

Both properties go beyond safety:

- Isolation and transparency are 2-safety properties
- Availability is a liveness property
- We reason about classes of systems

## Idealized models vs. implementations

#### Reasoning about implementations

- Give the strongest guarantees
- Is feasible for some exokernels and hypervisors
- May be feasible for some baseline properties of some systems
- Is out of reach in general (Linux Kernel)
- May not be required for evaluation purposes

## Idealized models vs. implementations

## Reasoning about implementations

- Give the strongest guarantees
- Is feasible for some exokernels and hypervisors
- May be feasible for some baseline properties of some systems
- Is out of reach in general (Linux Kernel)
- May not be required for evaluation purposes

#### Idealized models provide the right level of abstraction

- Many details of behavior are irrelevant for specific property
- Idealization helps comparing different alternatives
- Proofs are more focused, and achievable within reasonable time

#### Our focus: Xen on ARM

A popular bare-metal hypervisor initially developed at U. Cambridge

#### **Architecture**

A computer running the Xen hypervisor contains three components:

- The Xen Hypervisor (software component)
- The privileged Domain (Dom0): privileged guest running on the hypervisor with direct hardware access and management responsibilities
- Multiple Unprivileged Domain Guests (DomU): unprivileged guests running on the hypervisor, and executing hypercalls (access to services mediated by the hypervisor)

#### Xen on ARM


- Suggested during initial collaboration with VirtualLogix (now Red Bend Software)
- In turn, determines some modelling choices, e.g. for the cache



#### VirtualCert - Idealized model

- Abstract model written in Coq
- Focus on memory management
- Model of the hypervisor: based on Xen
- Model of the host machine: based on ARM

## Memory model



#### **States**

```
State \stackrel{\text{def}}{=} \left\{ \begin{array}{cccc} \textit{active\_os} & : \textit{os\_ident}, \\ \textit{aos\_exec\_mode} & : \textit{exec\_mode}, \\ \textit{aos\_activity} & : \textit{os\_activity}, \\ \textit{oss} & : \textit{os\_ident} \mapsto \textit{os\_info}, \\ \textit{hypervisor} & : \textit{os\_ident} \mapsto \textit{(padd} \mapsto \textit{madd)}, \\ \textit{memory} & : \textit{madd} \mapsto \textit{page} \\ \textit{cache} & : \textit{vadd} \mapsto \textit{size\_cache} \textit{page}, \\ \textit{tlb} & : \textit{vadd} \mapsto \textit{size\_tlb} \textit{madd} \right\}
```

## OS information and pages

```
 \begin{split} os\_info &\stackrel{\mathrm{def}}{=} \{ \; curr\_page : padd, hcall : option \; Hyper\_call \; \} \\ page &\stackrel{\mathrm{def}}{=} \{ \; page\_content : content, page\_owned\_by : page\_owner \; \} \\ content &\stackrel{\mathrm{def}}{=} \{ \; RW \; (option \; Value) \; | \; PT \; (vadd \; \mapsto \; madd) \; | \; Other \; \} \\ page\_owner &\stackrel{\mathrm{def}}{=} \{ \; Hyp \; | \; Os \; (os\_ident) \; | \; No\_Owner \; \} \\ \end{split}
```

## **Execution: State transformers**

read <i>va</i>	Guest OS reads virtual address va.	
write va val	Guest OS writes value val in va.	
read₋hyper <i>va</i>	Hypervisor reads virtual address va.	
write_hyper va val	Hypervisor writes value val in virtual address va.	
hcall c	Guest OS requires privileged service c to the hypervisor.	
new o va pa	Hypervisor extends os memory with $va \mapsto ma$ .	
del o va	Hypervisor deletes mapping for <i>va</i> from current memory mapping of <i>o</i> .	
Iswitch o pa	Hypervisor changes the current memory mapping of the active OS, to be the one located at physical address pa.	
switch o	Hypervisor sets o to be the active OS.	
ret_ctrl	Returns control to the hypervisor.	
chmod	Hypervisor changes execution mode from supervisor to user mode, and gives control to the active OS.	
page₋pin <i>o pa t</i>	Registers memory page of type <i>t</i> at address <i>pa</i> .	
page₋unpin <i>o pa</i>	Memory page at <i>pa</i> is un-registered.	

#### Semantics

#### Axiomatic specification

- Pre-condition Pre : State → Action → Prop
- Post-condition Post : State → Action → State → Prop
- Focus on normal execution: no semantics for error cases
- Alternatives (write through/write back, replacement and flushing policies)
- One step execution:

$$s \stackrel{a}{\hookrightarrow} s' \stackrel{\text{def}}{=} valid\_state(s) \land Pre \ s \ a \land Post \ s \ a \ s'$$

Traces:

$$S_0 \stackrel{a_0}{\hookrightarrow} S_1 \stackrel{a_1}{\hookrightarrow} S_2 \stackrel{a_2}{\hookrightarrow} S_3 \dots$$

- Valid state:
  - invariant under execution
  - key to isolation results

#### Valid state

#### Many conditions, e.g:

- if the hypervisor or a trusted OS is running the processor must be in supervisor mode
- if an untrusted OS is running the processor must be in user mode
- all page tables of an OS o map accessible virtual addresses to pages owned by o and not accessible ones to pages owned by the hypervisor
- the current page table of any OS is owned by that OS
- any machine address ma which is associated to a virtual address in a page table has a corresponding pre-image, which is a physical address, in the hypervisor mapping
- ...

## Semantics

Pre s (write va val)  $\stackrel{\text{def}}{=} \exists ma, pg$ os\_accessible(va)  $\land$ 

#### Write Action

```
s.aos\_activity = running \land \\ va\_mapped\_to\_ma(s, va, ma) \land \\ va\_mapped\_to\_pg(s, va, pg) \land \\ is\_RW(pg)
Post \ s \ (write \ va \ val) \ s' \stackrel{\text{def}}{=} \\ \text{let} \ (new\_pg : page = \langle RW(Some \ val), pg.page\_owned\_by \rangle) \ \text{in} \\ s' = s \cdot \begin{bmatrix} mem \ := \ (s.memory[ma := new\_pg]), \\ cache \ := \ cache\_add(fix\_cache\_syn(s.cache, ma), va, new\_pg), \\ tlb \ := \ tlb\_add(s.tlb, va, ma) \end{bmatrix}
```

## Equivalence w.r.t. an OS

Two states  $s_1$  and  $s_2$  are *osi*-equivalent, written  $s_1 \equiv_{osi} s_2$ , iff:

- osi is the active OS in both states and the processor mode is the same, or the active OS is different to osi in both states
- Osi has the same hypercall in both states, or no hypercall in both states
- the current page tables of osi are the same in both states
- all page table mappings of osi that map a virtual address to a RW page in one state, must map that address to a page with the same content in the other
- the hypervisor mappings of osi in both states are such that if a given physical address maps to some RW page, it must map to a page with the same content on the other state

## Isolation properties

#### Read isolation

No OS can read memory that does not belong to it

## Isolation properties

#### Read isolation

No OS can read memory that does not belong to it

#### Write isolation

An OS cannot modify memory that it does not own

## Isolation properties

#### Read isolation

No OS can read memory that does not belong to it

#### Write isolation

An OS cannot modify memory that it does not own

#### OS isolation (on traces)

```
\forall (t_1 \ t_2 : Trace) \ (osi : os\_ident), (t_1[0] \equiv_{osi} t_2[0]) \rightarrow same\_os\_actions(osi, t_1, t_2) \rightarrow \Box(\equiv_{osi}, t_1, t_2)
```

## Availability

- IF the hypervisor only performs chmod actions whenever no hypercall is pending
- AND the hypervisor returns control to guest operating systems infinitely often
- THEN no OS blocks indefinitely waiting for its hypercalls to be attended

```
\forall (t: Trace), \neg hcall(t[0]) \rightarrow \Box(chmod\_nohcall, t) \rightarrow \Box(\Diamond \neg hyper\_running, t) \rightarrow \Box(\Diamond \neg hcall, t)
```

#### Fairness and other properties

- Does not guarantee that every OS will eventually get attended
- Many other policies may be considered

## Part II

A certified idealized hypervisor

## Implementation in Coq

- We present an implementation of an hypervisor in the programming language of Coq
- The implementation is total, in the sense that it computes for every state and action a new state or an error. Thus, soundness is proved with respect to an extended axiomatic semantics in which transitions may lead to errors

## Error management

 $\textit{ErrorMsg}: \textit{State} \rightarrow \textit{Action} \rightarrow \textit{ErrorCode} \rightarrow \textit{Prop}$ 

Action	Failure	Error Code
write <i>va val</i>	$s.aos\_activity \neq running$	wrong_os_activity
	¬ va_mapped_to_ma(s, va, ma)	invalid_vadd
	¬ os₋accessible(va)	no_access_va_os
	¬ is_RW(s.memory[ma].page_content)	wrong_page_type

Table: Preconditions and error codes

## **Executions with error management**

 $Response \stackrel{\mathrm{def}}{=} ok : Response \\ \mid \textit{error} : \textit{ErrorCode} \rightarrow \textit{Response}$ 

## **Executions with error management**

$$Response \stackrel{\mathrm{def}}{=} ok : Response \\ \mid \mathit{error} : \mathit{ErrorCode} \rightarrow \mathit{Response}$$

## Lemma (Validity is invariant)

$$\forall$$
 (s s' : State)(a : Action)(r : Response), valid\_state(s)  $\rightarrow$  s  $\stackrel{a/r}{\smile}$  s'  $\rightarrow$  valid\_state(s')



#### Action execution

```
Definition step \ s \ a := 
match a with
| \dots \Rightarrow \dots 
| \textit{Write va val} \Rightarrow \textit{write\_safe}(s, \textit{va}, \textit{val}) 
| \dots \Rightarrow \dots 
end.

Result \stackrel{\text{def}}{=} \{resp : Response, st : State\}
```

#### Execution of write action

```
Definition write_safe (s : state) (va : vadd) (val : value) : Result :=
     match write_pre(s, va, val) with
             Some ec \Rightarrow \langle error(ec), s \rangle
             None \Rightarrow \langle ok, write\_post(s, va, val) \rangle
      end.
Definition write_pre (s: state) (va: vadd) (val: value): option ErrorCode :=
  match get_os_ma(s, va) with
     None ⇒ Some invalid vadd
     Some ma
      ⇒ match page_type(s.memory, ma) with
          Some RW
            \Rightarrow match aos_activity(s) with
               Waiting ⇒ Some wrong_os_activity
               Running
                \Rightarrow if vadd_accessible(s, va)
                   then None
                   else Some no_access_va_os
              end
          | _ ⇒ Some wrong_page_type
      end end.
```

#### Effect of write execution

end

```
Definition write_post (s: state) (va: vadd) (val: value): state :=
  match s.cache[va] with
   Value old_pg ⇒
    let new_pg := Page (RW_c (Some val)) (page_owned_by old_pg) in
    let val_ma := va_mapped_to_ma_system(s, va) in
    match val ma with
    ∣ Value ma ⇒
      s \cdot [mem := s.memory[ma := new_pg],
          cache := fcache_add(fix_cache_synonym(s.cache, ma), va, new_pg) ]
    \mid Error \, \_ \Rightarrow s
    end
   Error _{-} \Rightarrow
    match s.tlb[va] with
     Value ma ⇒
      match s.memory[ma] with
       Value old_pg ⇒
        let new_pg := Page (RW_c (Some val)) (page_owned_by old_pg) in
         s \cdot [mem := s.memory[ma := new\_pg],
             cache := fcache_add(fix_cache_synonym(s.cache, ma), va, new_pg)]
       Error \Rightarrow s
```

## Effect of write execution (2)

```
Error _{-} \Rightarrow
    match va_mapped_to_ma_currentPT(s, va) with
      Value ma ⇒
       match s.memory[ma] with
       | Value old_pg ⇒
         let new_pg := Page (RW_c (Some val)) (page_owned_by old_pg) in
         s \cdot [mem := s.memory[ma := new\_pg],
             cache := fcache_add(fix_cache_synonym(s.cache, ma), va, new_pg),
             tlb := ftlb\_add(s.tlb, va, ma)
        Error \_\Rightarrow s
      end
      Error \rightarrow s
    end
  end
end.
```

#### Soundness

## Theorem (Soundness of hypervisor implementation)

```
\forall (s: State) (a: Action), valid_state(s) \rightarrow s \stackrel{a/\text{step}(s,a).\text{resp}}{\longrightarrow} step(s, a).st
```

#### Soundness

#### Theorem (Soundness of hypervisor implementation)

```
\forall (s : State) (a : Action), valid_state(s) \rightarrow s \stackrel{a/\text{step}(s,a).\text{resp}}{\longrightarrow} step(s, a).st
```

#### Lemma (Soundness of error execution)

```
\forall (s: State) (a: Action),
valid_state(s) \rightarrow \neg Pre(s, a) \rightarrow \exists (ec: ErrorCode),
step(s, a).st = s \land step(s, a).resp = ec \land ErrorMsg(s, a, ec)
```

## Lemma (Soundness of valid execution)

```
\forall (s: State) (a: Action), valid\_state(s) \rightarrow Pre(s, a) \rightarrow s \xrightarrow{a/ok} step(s, a).st \land step(s, a).resp = ok
```

## Non-influencing execution (errors)

#### **Traces**

$$S_0 \stackrel{a_0/r_0}{\longleftrightarrow} S_1 \stackrel{a_1/r_1}{\longleftrightarrow} S_2 \stackrel{a_2/r_2}{\longleftrightarrow} S_3 \dots$$

## Non-influencing execution (errors)

#### **Traces**

$$s_0 \stackrel{a_0/r_0}{\longleftrightarrow} s_1 \stackrel{a_1/r_1}{\longleftrightarrow} s_2 \stackrel{a_2/r_2}{\longleftrightarrow} s_3 \dots$$

$$\frac{t_1 \approx_{osi,cache,tlb} t_2 \quad \neg os\_action(s,a,osi)}{(s \stackrel{a/r}{\longrightarrow} t_1) \approx_{osi,cache,tlb} t_2}$$

$$\frac{t_1 \approx_{osi,cache,tlb} t_2 \quad \neg os\_action(s,a,osi)}{t_1 \approx_{osi,cache,tlb} (s \stackrel{a/r}{\longrightarrow} t_2)}$$

$$t_1 \approx_{osi,cache,tlb} t_2 \quad os\_action(\{s_1,s_2\},a,osi) \quad s_1 \equiv_{osi}^{cache,tlb} s_2}$$

$$(s_1 \stackrel{a/ok}{\longrightarrow} t_1) \approx_{osi,cache,tlb} (s_2 \stackrel{a/ok}{\longrightarrow} t_2)$$

## Non-influencing execution (errors)

#### **Traces**

$$s_0 \stackrel{a_0/r_0}{\longleftrightarrow} s_1 \stackrel{a_1/r_1}{\longleftrightarrow} s_2 \stackrel{a_2/r_2}{\longleftrightarrow} s_3 \dots$$

$$\frac{t_{1} \approx_{osi, cache, tlb} t_{2} - os\_action(s, a, osi)}{(s \stackrel{a/r}{\longrightarrow} t_{1}) \approx_{osi, cache, tlb} t_{2}}$$

$$\frac{t_{1} \approx_{osi, cache, tlb} t_{2} - os\_action(s, a, osi)}{t_{1} \approx_{osi, cache, tlb} (s \stackrel{a/r}{\longrightarrow} t_{2})}$$

$$\frac{t_{1} \approx_{osi, cache, tlb} t_{2} - os\_action(s, a, osi)}{(s_{1} \approx_{osi, cache, tlb} t_{2})}$$

$$\frac{t_{1} \approx_{osi, cache, tlb} t_{2} - os\_action(s, a, osi)}{(s_{1} \approx_{osi, cache, tlb} t_{2})}$$

$$\frac{t_{1} \approx_{osi, cache, tlb} t_{2} - os\_action(s, a, osi)}{(s_{1} \approx_{osi, cache, tlb} t_{2})}$$

## Cache and TLB equivalences

$$s_1 \equiv_{osi}^{cache,tlb} s_2$$
 iff  $s_1 \equiv_{osi} s_2 \land s_1 \equiv_{osi}^{cache} s_2 \land s_1 \equiv_{osi}^{tlb} s_2$ 



## OS isolation in execution traces (with errors)

Theorem (OS isolation)

```
\forall (t_1 t_2: Trace) (osi: os_ident),

same\_os\_actions(osi, t_1, t_2) \rightarrow

(t_1[0] \equiv_{osi} t_2[0]) \rightarrow t_1 \approx_{osi,cache,tlb} t_2
```

## OS isolation in execution traces (with errors)

#### Theorem (OS isolation)

```
\forall (t_1 t_2: Trace) (osi: os_ident),

same\_os\_actions(osi, t_1, t_2) \rightarrow

(t_1[0] \equiv_{osi} t_2[0]) \rightarrow t_1 \approx_{osi,cache,tlb} t_2
```

## Lemma (Locally preserves unwinding lemma)

```
\forall (s \ s' : State) (a : Action) (r : Response) (osi : os\_ident), \\ \neg os\_action(s, a, osi) \rightarrow s \xrightarrow[osi]{a/r} s' \rightarrow s \equiv_{osi}^{cache, tlb} s'
```

## OS isolation in execution traces (with errors)

#### Theorem (OS isolation)

```
\forall (t_1 t_2: Trace) (osi: os_ident),

same\_os\_actions(osi, t_1, t_2) \rightarrow

(t_1[0] \equiv_{osi} t_2[0]) \rightarrow t_1 \approx_{osi,cache,tllb} t_2
```

## Lemma (Locally preserves unwinding lemma)

```
\forall (s \ s' : State) (a : Action) (r : Response) (osi : os\_ident), \\ \neg os\_action(s, a, osi) \rightarrow s \xrightarrow[osi]{a/r} s' \rightarrow s \equiv_{osi}^{cache, tlb} s'
```

## Lemma (Step-consistent unwinding lemma)

```
\forall (s_1 \ s_1' \ s_2 \ s_2' : State) (a : Action) (osi : os\_ident),

s_1 \equiv_{osi} s_2 \rightarrow os\_action(s_1, a, osi) \rightarrow os\_action(s_2, a, osi) \rightarrow s_1 \xrightarrow[]{a/ok} s_1' \rightarrow s_2 \xrightarrow[]{a/ok} s_2' \rightarrow s_1' \equiv_{osi}^{cache,tlb} s_2'
```

## Work in progress

- Extension of the virtualization model to use a VIPT/PIPT cache and abstract replacement and write policies
- Using the model for reasoning about cache-based attacks and countermeasures
- Multi-core !!!