

Computer Architecture

Author: Jose 胡冠洲 @ ShanghaiTech

Computer Architecture

[Full-ver. Cheatsheet](#)

[Green Cards](#)

[MIPS Green Card](#)

[RISC-V Green Card](#)

[Links](#)

Full-ver. Cheatsheet

See below (page 2-7).

Green Cards

MIPS Green Card

See below (page 8-9).

RISC-V Green Card

See below (page 10-11).

Links

- [Berkeley CS61C "Great Ideas in Computer Architecture" Course Website](#)
- [RISC-V Web Simulator: Venus](#)
- [MIPS Full IDE + Simulator: MARS](#)

6 Break ideas in CA


- #1: Abstractions: Layers of Representation & Interpretation
- #2: Moore's Law: 2x Transistors / chip each year.
- #3: Principle of Locality: Memory Hierarchy
- #4: Parallelism: Amdahl's Law
- Speedup $Speedup = \frac{1}{1 - F + \frac{F}{\#procs}}$. F is % can be speed up
- #5: Performance Measurement & Improvement
- #6: Dependability via Redundancy.

MSB 2^{31} --- --- --- 2^0 LSB

Unsigned: $0 \sim 2^H - 1$. Signed: $-2^{H-1} \sim 2^{H-1} - 1$

Two's complement (补码): 各位取反, 再 + 1.

One's complement (反码): 各位各位取反; 再 + 0.



C: No deepcopy for 'struct's.

static variables vs. on-stack (local)

*p++ : * priority > ++

void * 不限制类型 / + - !

$\text{sizeof}(\text{int} * \text{Type}) = 8 = \text{sizeof all ptrs.}$

$\text{sizeof}(\text{int arr}[10]) = 10 \times \text{sizeof}(\text{int}).$

$\text{char} * s = \text{"..."} \Rightarrow$ In static section

$\text{char} sE[] = \text{"..."} \Rightarrow$ On function stack

The remainder of 10: bit-wise & ||

(ISA) Instruction Set Architecture

(RISC) Reduced Instruction Set Computing

MIPS: 32 Registers. Each 32-bits wide


- add: cause overflow detection. Carry into MSB & Carry out of MSB
- addu: No overflow detection
- logical shift: 左移 0, $\times 2^n$ 右移 $\div 2^n$ 左移 n
- arithmetic shift: 左移 sign-bit, $\div 2 \Rightarrow \text{srli}$
- lwl: For Assembler only, X user

Reserved for Function calls Convention:

$\$a0, \$a1, \$a2, \$a3, \$a4, \$a5, \$gp, \$s0 \sim \$s7$

Absolute Address Format:

$\{PC+4\} [M:28] . Imm[6:00] \rightarrow$ In all 28 bits represented



PC: Normally +4

- On branch: $PC = (PC+4) + (Imm \ll 4)$
- Imm = $\frac{\text{Label addr.} - \text{Addr} - 4}{4}$
- On Jump: absolute value as above

Flynn's Taxonomy		Data	
		Single	Multiple
Instru ctions	Single	SESD MIPS	SEMD Intel SSEs
	Multiple	MSSD —	MSMD Multicore

Cache Replacing: LRU vs. MRU

Block size

- Compulsory \downarrow
- Conflict \uparrow
- Capacity \rightarrow

Hit time slightly \downarrow

Miss rate \downarrow then \uparrow

Miss penalty \uparrow

Associativity

- Compulsory \rightarrow
- Conflict \downarrow
- Capacity \rightarrow

Hit time \uparrow

Miss rate \downarrow

Miss penalty \rightarrow

Cache Capacity

- Compulsory \uparrow
- Conflict \downarrow
- Capacity \downarrow

Hit time \uparrow

Miss rate \downarrow

Miss penalty \uparrow

Performance Affect

	# of Insts.	CPI	clk rate
Algorithm	✓	✓	
Language	✓	✓	
Compiler	✓	✓	
ISA	✓	✓	✓

Use Geometric Mean: $\sqrt[n]{\prod_{i=1}^n \text{Execution time ratio}_i}$

Stealing (Assume X forwarding)

Case 1, write Reg used right after
(Assume W.D done in one cycle)
则对齐 W 由重复该条的 D

Case 2, after branch

(Assume Equal get in stage D)
则对齐 D 由重复该条的 F

Error Detection / Correction Codes (EDC/EC) : **Hamming Distance** = # of different bits

Parity Code → Generate parity bit to make sum even → Transmit → Check
Minimum Hamming Distance = 2

Hamming Code
(1 bit correction, 2 bits detection)

0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011
P0	P1	1	P1	0	1	0	P0	1	1	0

P₂ covers all "x1x" positions
s.t. they make even parity
* $2^p \geq p+d+1$!

Furtherly, create overall parity bit P₂ for above 11 bits.

Check:
- 每个 Group ("x1x") 之和为偶, 12位之和为偶 ⇒ NO Error!
- 每个 Group 之和为奇, 但 12位之和为偶 ⇒ 2, 4, 6... # of errors detected
- 每个 Group 之和为奇 (Ex: Group "1xx" 和 "x1x"), 12位之和为奇
⇒ 1, 3, 5... # of errors occur. 尝试假设只有 1 error, 修正.
Ex: Error position is 1010 here. Flip this bit.

+ 一定检测出错误.
- 不一定纠错.

十进制

Hex	Oct 8	Bin 2	Dec 10
0	00	0000	0
1	01	0001	1
2	02	0010	2
3	03	0011	3
4	04	0100	4
5	05	0101	5
6	06	0110	6
7	07	0111	7
8	10	1000	8
9	11	1001	9
A	12	1010	10
B	13	1011	11
C	14	1100	12
D	15	1101	13
E	16	1110	14
F	17	1111	15

二进制

i	Value 2 ⁱ	Binary
0	1.0	1.0
1	0.5	0.1
2	0.25	0.01
3	0.125	0.001
4	0.0625	0.0001
5	0.03125	0.00001
6	0.015625	0.000001
7	0.0078125	0.0000001

十六进制

i	2^i Dec	
0	1	
1	2	
2	4	
3	8	
4	16	
5	32	
6	64	
7	128	
8	256	
9	512	
10	1024	K:B
20	1024^2	M:B
30	1024^3	G:B
40	1024^4	T:B


Boolean 表

$x \cdot \bar{x} = 0$	$x + \bar{x} = 1$
$x \cdot 0 = 0$	$x + 0 = x$
$x \cdot 1 = x$	$x + 1 = 1$
$x \cdot x = x$	$x + x = x$
$x \cdot \bar{x} = \bar{x} \cdot x$	$x + \bar{x} = \bar{x} + x$
$x(x+y) = x \cdot x + x \cdot y$	$x + y \cdot z = x + y \cdot (x+z)$
$x(x+y) = x \cdot y + x \cdot z$	$x + y \cdot z = (x+y) \cdot (x+z)$
$x + x \cdot y = x$	$x \cdot (x+y) = x$
$x + \bar{x} \cdot y = x + y$	$x \cdot (\bar{x} + y) = x \cdot y$
$\bar{x} \cdot \bar{y} = \bar{x+y}$	$\bar{x+y} = \bar{x} \cdot \bar{y}$

Synchronous: Coordinated by a center clock signal (CLK)
Digital: Represent values in binary
 - Removes noise!


CMOS (Complementary MOS) - pairs!
 N-MOS + P-MOS
 On: $V_{gate} > V_{th}$ On: $V_{gate} < V_{th}$
 Use to pass 0 Use to pass 1
 Never leave a wire undriven!
 Never create path from $V_{DD} \rightarrow \text{GND}$!

NOT gate
 (Inverter)
 NAND gate
 NOR gate





Logical function with N inputs: 2^{2^N}
 SOP (Sum of Products) - The Output & Pos. The Outputable, 这些是输出信号

CL (Combinational Logic):
 Function of instant inputs
SL (Sequential Logic): registers
 Remembers historical information



Clock Freq. is decided by: **Critical Path** between 2 registers

FSA (Finite State Machine)



adder logic: $sum_i = XOR(a_i, b_i, c_i)$
 Carry into $i = a_i b_i + a_i c_i + b_i c_i = MAJ(a_i, b_i, c_i)$
 Conditional Inverter: XOR

Data path:
 - Can have stages idle
 - 'Load' uses all 5 stages
 - 'J' use the fastest stages

Control:
 AND logic OR logic Right shift Left shift

Pipelining requires: Different resources.
 + Overall throughput
 - Predict help latency of single task
 (Actually slowing down since extra registers)

Speed up \rightarrow # of stages
 Actually $<$:
 - Time to "fill" and "drain"
 - Limited by the slowest stage
 T_c : time between completion
 $T_c, \text{ pipelined} \approx \frac{T_c, \text{ single-stage}}{\# \text{ of stages}}$
 = Only when stages balanced.

Structural Hazard:
 Busy resources shared among stages
 + Can always be solved by adjustment or adding hardware.
 - Split Inst. / Data memory.
 - RegFile access halves to read + write in one CLK.

Data Hazard:
 Data-flow backwards in time

+ May be solved by forwarding
 - Most stall instruction dependent and right after 'load'
 - "nop" / "bubble" / load delay slot
 - Reorder code, put on writeback Inst. right after 'load'

Control Hazard:
 - Whether to jump / branch?
 - May stall every Inst. after them
 + Add branch comparator early
 + Predict, "flush" pipeline when wrong
 + branch delay slot:
 - Put a previous writeback Inst.

Hyperthreading: Duplicate registers but use same CL circuit

Temporal Locality: in time
Spatial Locality: in space
 Memory access with cache (L1)
 Process Address (32-bits)

Tag	Set, Index	Offset
-----	------------	--------

Size of Index = $\log_2(\# \text{ of sets})$
 Size of Offset = $\log_2(\# \text{ of bytes per block})$

Valid bit: if 0, always miss
 Total capacity = Associativity \times # of sets \times Bytes per block
 Average Memory Access Time
 $AMAT = \text{hit time} + \text{miss rate} \times \text{miss penalty}$



Write Through vs. **Write Back**
 Buffer + Write Allocate
 - Traffic busy - Dirty Bit
 + Simple - Complex
 + Redundancy + Traffic later
 \Rightarrow Reliance

Direct Mapping vs. **Associativity**
 - Ping-Pong effect - More complex
 + # of comparisons + Miss rate

"3C" Misses
 Compulsory: First access must fail.
 Capacity: Cache full.
 Conflict: Map to some cache that.

Figure Data path / Cache Access
 :-)

datapath & Control.



Multilevel Cache

Local miss rate $r_{f1, local}$

$$= \frac{\# \text{ of } \$L2 \text{ misses}}{\# \text{ of } \$L1 \text{ misses}}$$

Global miss rate $r_{f2, global}$

$$= \frac{\# \text{ of } \$L2 \text{ misses}}{\text{Total Accesses}}$$

$$= r_{f1, local} \times r_{f2, local}$$

AMAT = Time for $\$L1$ hit + $r_{f1, local} \times (\text{Time for } \$L2 \text{ hit} + r_{f2, local} \times \$L2 \text{ Miss penalty})$

Latency: Time for one task

Bandwidth: Tasks per unit time (throughput)

Speedup & CPI

$$\text{Speedup}_x = \text{Performance}_x = \frac{1}{\text{Instruction Time}_x}$$

$$\text{CPI Time} = \frac{\text{Inst. \#}}{\text{Program}} \times \frac{\text{clk cycles}}{\text{Instruction}} (\text{CPI}) \times \text{Time in a cycle}$$

Workload: Set of programs running | Benchmark: Workload chosen for compare

IEEE F.P.

Sign	Exponent	Significant
0: positive		
1: negative		

Sign: $(-1)^{\text{Sign}} \times (1 + \text{Significant}) \times 2^{\text{Exponent} - \text{bias}}$

Expo	Significant	norm...
0	0	0
0	sth.	Denorm
1-254	anything	fl-pt #
255	0	±∞
255	sth	"Nan"

Significant represents: $0.e.e.s \dots e.s$

$(-1)^{\text{Sign}} \times (1 + \text{Significant}) \times 2^{\text{Exponent} - \text{bias}}$

makes 0 → a gap from 2^{-126} → 2^{-149}

SESD vs SIMD vs MEMD

Intermix... Multicore...

Threads in one process share memory space!

- Software Multithreading \Rightarrow Time-sharing
- Hardware - (Hyperthreading) \Rightarrow Context-switch (looks like 2 processors) Time saved...
- Multithreading \rightarrow Better Utilization
- Multicore \rightarrow Duplicate Processors

OpenMP

- forking

- + Shared memory, spot
- + Compiler directives, easy to use
- + Serial code no need to be rewritten
- MUST be shared memory structure
- Completely MUST support OpenMP

pragma omp parallel, default is shared

OR: & declared inside parallel region: private

omp_set_num_threads(x);, set parallel threads
omp_get_num_threads();, get # of threads
omp_get_thread_num();, get thread ID

pragma omp for \leftarrow Do NOT break this for!
critical; reduction (+/-/... : var)


Atomic Hardware-supported Instructions

Test & Set


1. Test to see if it's set?
2. If not, Set it.
3. Else, return that failed.

Example

ll %t0, 0(%t0)
sc %t0, 0(%t0)
changed? 0:1



Cache Coherency: 4th "C" *Coherence (Communication) Miss*




false sharing: Two processors writing to disjoint data which accidentally stay in one block.

Embedded Systems \rightarrow X General Purposes

- Specially-functioned
- Tightly constrained { Timing performance, Power consumption
- Reactive & Real-time
- HW-SW coexistence

$$P_{dynamic} = d \cdot C \cdot V_{dd}^2 \cdot f_{clk}$$

Dynamic short-circuit current leakage




Warehouse Scale Computing (WSC)
+ scale of economy
- High # of Failures
(Blades (CPU Server), Rack Array (Clusters))

Power Usage Effectiveness


$$PUE = \frac{\text{Total Building Power}}{\text{IT Equipment Power}} \geq 1.0$$

Energy = Power * Time; Efficiency = $\frac{\text{Computation}}{\text{Energy}}$



Request Level Parallelism (RLP) - Independent!

Data Level Parallelism (DLP) - Map & Reduce



map, reduce, reduce by key, MapMap,

Operating Systems (OS)

- #1. I/O { special I/O instructions, Memory-mapped I/O
- Certain portion of address space corresponds to registers in I/O devices
- Speed of CPU \gg I/O

MIPS Reference Data

①



CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	R[rd] = R[rs] + R[rt]	(1) 0 / 20 _{hex}
Add Immediate	addi I	R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu I	R[rt] = R[rs] + SignExtImm	(2) 9 _{hex}
Add Unsigned	addu R	R[rd] = R[rs] + R[rt]	0 / 21 _{hex}
And	and R	R[rd] = R[rs] & R[rt]	0 / 24 _{hex}
And Immediate	andi I	R[rt] = R[rs] & ZeroExtImm	(3) c _{hex}
Branch On Equal	beq I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 _{hex}
Branch On Not Equal	bne I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5 _{hex}
Jump	j J	PC=JumpAddr	(5) 2 _{hex}
Jump And Link	jal J	R[31]=PC+8; PC=JumpAddr	(5) 3 _{hex}
Jump Register	jr R	PC=R[rs]	0 / 08 _{hex}
Load Byte Unsigned	lbu I	R[rt]= {24'b0, M[R[rs] +SignExtImm](7:0)}	(2) 24 _{hex}
Load Halfword Unsigned	lhu I	R[rt]= {16'b0, M[R[rs] +SignExtImm](15:0)}	(2) 25 _{hex}
Load Linked	ll I	R[rt] = M[R[rs]+SignExtImm]	(2,7) 30 _{hex}
Load Upper Imm.	lui I	R[rt] = {imm, 16'b0}	f _{hex}
Load Word	lw I	R[rt] = M[R[rs]+SignExtImm]	(2) 23 _{hex}
Nor	nor R	R[rd] = ~ (R[rs] R[rt])	0 / 27 _{hex}
Or	or R	R[rd] = R[rs] R[rt]	0 / 25 _{hex}
Or Immediate	ori I	R[rt] = R[rs] ZeroExtImm	(3) d _{hex}
Set Less Than	slt R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	0 / 2a _{hex}
Set Less Than Imm.	slti I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2) a _{hex}
Set Less Than Imm. Unsigned	sltiu I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6) b _{hex}
Set Less Than Unsig.	sltu R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6) 0 / 2b _{hex}
Shift Left Logical	sll R	R[rd] = R[rt] << shamt	0 / 00 _{hex}
Shift Right Logical	srl R	R[rd] = R[rt] >> shamt	0 / 02 _{hex}
Store Byte	sb I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2) 28 _{hex}
Store Conditional	sc I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7) 38 _{hex}
Store Halfword	sh I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2) 29 _{hex}
Store Word	sw I	M[R[rs]+SignExtImm] = R[rt]	(2) 2b _{hex}
Subtract	sub R	R[rd] = R[rs] - R[rt]	(1) 0 / 22 _{hex}
Subtract Unsigned	subu R	R[rd] = R[rs] - R[rt]	0 / 23 _{hex}

- (1) May cause overflow exception
(2) SignExtImm = { 16{immediate[15]}, immediate }
(3) ZeroExtImm = { 16{1b'0}, immediate }
(4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
(5) JumpAddr = { PC+4[31:28], address, 2'b0 }
(6) Operands considered unsigned numbers (vs. 2's comp.)
(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5
I	opcode	rs	rt	immediate		
	31	26 25	21 20	16 15		
J	opcode	address				
	31	26 25				

ARITHMETIC CORE INSTRUCTION SET

②

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	bc1t FI	if(FPcond)PC=PC+4+BranchAddr	(4) 11/8/1/--
Branch On FP False	bc1f FI	if(!FPcond)PC=PC+4+BranchAddr	(4) 11/8/0/--
Divide	div R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0/--/--/1a
Divide Unsigned	divu R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	(6) 0/--/--/1b
FP Add Single	add.s FR	F[fd] = F[fs] + F[ft]	11/10/--/0
FP Add	add.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}	11/11/--/0
Double			
FP Compare Single	c.x.s* FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10/--/y
FP Compare	c.x.d* FR	FPcond = ({F[fs],F[fs+1]} op {F[ft],F[ft+1]}) ? 1 : 0	11/11/--/y
Double			
		* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s FR	F[fd] = F[fs] / F[ft]	11/10/--/3
FP Divide	div.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}	11/11/--/3
Double			
FP Multiply Single	mul.s FR	F[fd] = F[fs] * F[ft]	11/10/--/2
FP Multiply	mul.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}	11/11/--/2
Double			
FP Subtract Single	sub.s FR	F[fd] = F[fs] - F[ft]	11/10/--/1
FP Subtract	sub.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}	11/11/--/1
Double			
Load FP Single	lwc1 I	F[rt]=M[R[rs]+SignExtImm]	(2) 31/--/--/0
Load FP	ldc1 I	F[rt]=M[R[rs]+SignExtImm]; F[rt+1]=M[R[rs]+SignExtImm+4]	(2) 35/--/--/0
Double			
Move From Hi	mfhi R	R[rd] = Hi	0/--/--/10
Move From Lo	mfl0 R	R[rd] = Lo	0/--/--/12
Move From Control	mfc0 R	R[rd] = CR[rs]	10/00/--/0
Multiply	mult R	{Hi,Lo} = R[rs] * R[rt]	0/--/--/18
Multiply Unsigned	multu R	{Hi,Lo} = R[rs] * R[rt]	(6) 0/--/--/19
Shift Right Arith.	sra R	R[rd] = R[rt] >>> shamt	0/--/--/3
Store FP Single	swc1 I	M[R[rs]+SignExtImm] = F[rt]	(2) 39/--/--/0
Store FP	sdc1 I	M[R[rs]+SignExtImm] = F[rt]; M[R[rs]+SignExtImm+4] = F[rt+1]	(2) 3d/--/--/0
Double			

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	26 25	21 20	16 15	11 10	6 5
FI	opcode	fmt	ft	immediate		
	31	26 25	21 20	16 15		

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs]<R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	b1e	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS opcode (31:26)	(1) MIPS funct (5:0)	(2) MIPS funct (5:0)	Binary	Decimal	Hexadecimal	ASCII Character	Decimal	Hexadecimal	ASCII Character
(1)	sll	add _f	00 0000	0	0	NUL	64	40	@
		sub _f	00 0001	1	1	SOH	65	41	A
j	srl	mul _f	00 0010	2	2	STX	66	42	B
jal	sra	div _f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqrt _f	00 0100	4	4	EOT	68	44	D
bne		abs _f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov _f	00 0110	6	6	ACK	70	46	F
bgtz	srav	neg _f	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	I
slti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w _f	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w _f	00 1101	13	d	CR	77	4d	M
xori		ceil.w _f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w _f	00 1111	15	f	SI	79	4f	O
(2)	mfhi		01 0000	16	10	DLE	80	50	P
	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz _f	01 0010	18	12	DC2	82	52	R
	mtlo	movn _f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s _f	10 0000	32	20	Space	96	60	`
	addu	cvt.d _f	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lw	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w _f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	'	103	67	g
sb			10 1000	40	28	(104	68	h
sh			10 1001	41	29)	105	69	i
swl	slt		10 1010	42	2a	*	106	6a	j
sw	sltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	-	109	6d	m
			10 1110	46	2e	.	110	6e	n
swr			10 1111	47	2f	/	111	6f	o
cache									
ll	tge	c.f _f	11 0000	48	30	0	112	70	p
lwc1	tgeu	c.un _f	11 0001	49	31	1	113	71	q
lwc2	tlbt	c.eq _f	11 0010	50	32	2	114	72	r
pref	tlbtu	c.ueq _f	11 0011	51	33	3	115	73	s
	teq	c.o1 _f	11 0100	52	34	4	116	74	t
ldc1		c.ult _f	11 0101	53	35	5	117	75	u
ldc2	tne	c.o1e _f	11 0110	54	36	6	118	76	v
		c.ule _f	11 0111	55	37	7	119	77	w
sc		c.sf _f	11 1000	56	38	8	120	78	x
swc1		c.ngle _f	11 1001	57	39	9	121	79	y
swc2		c.seq _f	11 1010	58	3a	:	122	7a	z
		c.ngl _f	11 1011	59	3b	;	123	7b	{
		c.lt _f	11 1100	60	3c	<	124	7c	}
sdcl		c.nges _f	11 1101	61	3d	=	125	7d	~
sdcl		c.le _f	11 1110	62	3e	>	126	7e	~
		c.ngt _f	11 1111	63	3f	?	127	7f	DEL

(1) opcode(31:26) == 0


(2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21) == 16_{ten} (10_{hex}) f = s (single);
if fmt(25:21) == 17_{ten} (11_{hex}) f = d (double)

IEEE 754 FLOATING-POINT STANDARD

$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,
Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:




IEEE 754 Symbols


Exponent	Fraction	Object
0	0	± 0
0	≠ 0	± Denorm
1 to MAX - 1	anything	± Fl. Pt. Num.
MAX	0	± ∞
MAX	≠ 0	NaN

S.P. MAX = 255, D.P. MAX = 2047

MEMORY ALLOCATION



STACK FRAME




DATA ALIGNMENT

Double Word							
Word				Word			
Halfword		Halfword		Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0	1	2	3	4	5	6	7

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
10 ³ , 2 ¹⁰	Kilo-	10 ¹⁵ , 2 ⁵⁰	Peta-	10 ⁻³	milli-	10 ⁻¹⁵	femto-
10 ⁶ , 2 ²⁰	Mega-	10 ¹⁸ , 2 ⁶⁰	Exa-	10 ⁻⁶	micro-	10 ⁻¹⁸	atto-
10 ⁹ , 2 ³⁰	Giga-	10 ²¹ , 2 ⁷⁰	Zetta-	10 ⁻⁹	nano-	10 ⁻²¹	zepto-
10 ¹² , 2 ⁴⁰	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10 ⁻¹²	pico-	10 ⁻²⁴	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.

RV64I BASE INSTRUCTION INSTRUCTIONS, in alphabetical order

MNEMONIC	FMAT	NAME	DESCRIPTION (in Verilog)	NOTE
<i>add, addw</i>	R	ADD (Word)	$R[\text{rd}] = R[\text{rs1}] + R[\text{rs2}]$	1)
<i>addi, addiw</i>	I	ADD Immediate (Word)	$R[\text{rd}] = R[\text{rs1}] + \text{imm}$	1)
<i>and</i>	R	AND	$R[\text{rd}] = R[\text{rs1}] \& R[\text{rs2}]$	
<i>andi</i>	I	AND Immediate	$R[\text{rd}] = R[\text{rs1}] \& \text{imm}$	
<i>auipc</i>	U	Add Upper Immediate to PC	$PC = PC + \text{imm} \ll 12$	
<i>breq</i>	SB	Branch Equal	$\text{if } R[\text{rs1}] == R[\text{rs2}]$ $PC = PC + (\text{imm} \ll 9)$	
<i>breqz</i>	SB	Branch Greater than or Equal	$\text{if } R[\text{rs1}] == R[\text{rs2}]$ $PC = PC + (\text{imm} \ll 9)$	
<i>breqz</i>	SB	Branch > Unsigned	$\text{if } R[\text{rs1}] > R[\text{rs2}]$ $PC = PC + (\text{imm} \ll 9)$	2)
<i>blt</i>	SB	Branch Less Than	$\text{if } R[\text{rs1}] < R[\text{rs2}]$ $PC = PC + (\text{imm} \ll 9)$	
<i>bltz</i>	SB	Branch Less Than Unsigned	$\text{if } R[\text{rs1}] < R[\text{rs2}]$ $PC = PC + (\text{imm} \ll 9)$	2)
<i>bne</i>	SB	Branch Not Equal	$\text{if } R[\text{rs1}] \neq R[\text{rs2}]$ $PC = PC + (\text{imm} \ll 9)$	
<i>break</i>	I	Environment BREAK	Transfer control to debugger	
<i>call</i>	I	Environment CALL	Transfer control to operating system	
<i>jal</i>	UJ	Jump & Link	$R[\text{rd}] = PC + 4$ $PC = PC + (\text{imm} \ll 20)$	
<i>jalti</i>	I	Jump & Link Register	$R[\text{rd}] = PC + 4$ $PC = R[\text{rs1}] + \text{imm}$	3)
<i>lb</i>	I	Load Byte	$R[\text{rd}] =$ $(\text{SVM}[R[\text{rs1}] + \text{imm} \ll 7])$	4)
<i>lbu</i>	I	Load Byte Unsigned	$R[\text{rd}] = (\text{SVM}[R[\text{rs1}] + \text{imm} \ll 7])$	
<i>ld</i>	I	Load Doubleword	$R[\text{rd}] = \text{M}[R[\text{rs1}] + \text{imm} \ll 15]$	
<i>lh</i>	I	Load Halfword	$R[\text{rd}] =$ $(\text{SVM}[R[\text{rs1}] + \text{imm} \ll 15])$	4)
<i>lhu</i>	I	Load Halfword Unsigned	$R[\text{rd}] = (\text{SVM}[R[\text{rs1}] + \text{imm} \ll 15])$	
<i>lui</i>	U	Load Upper Immediate	$R[\text{rd}] = (\text{ZP}[\text{imm} \ll 31], \text{imm} \ll 12)$	
<i>lw</i>	I	Load Word	$R[\text{rd}] =$ $(\text{ZP}[\text{M}[R[\text{rs1}] + \text{imm} \ll 31]])$	4)
<i>lwd</i>	I	Load Word Unsigned	$R[\text{rd}] = (\text{ZP}[\text{M}[R[\text{rs1}] + \text{imm} \ll 31]])$	
<i>or</i>	R	OR	$R[\text{rd}] = R[\text{rs1}] R[\text{rs2}]$	
<i>ori</i>	I	OR Immediate	$R[\text{rd}] = R[\text{rs1}] \text{imm}$	
<i>sb</i>	S	Store Byte	$\text{M}[R[\text{rs1}] + \text{imm} \ll 7] = R[\text{rs2} \ll 7]$	
<i>sd</i>	S	Store Doubleword	$\text{M}[R[\text{rs1}] + \text{imm} \ll 15] = R[\text{rs2} \ll 15]$	
<i>sh</i>	S	Store Halfword	$\text{M}[R[\text{rs1}] + \text{imm} \ll 15] = R[\text{rs2} \ll 15]$	
<i>sll, sllw</i>	R	Shift Left (Word)	$R[\text{rd}] = R[\text{rs1}] \ll R[\text{rs2}]$	5)
<i>slli, slliw</i>	I	Shift Left Immediate (Word)	$R[\text{rd}] = R[\text{rs1}] \ll \text{imm}$	5)
<i>slt</i>	R	Set Less Than	$R[\text{rd}] = (R[\text{rs1}] < R[\text{rs2}]) ? 1 : 0$	
<i>slti</i>	I	Set Less Than Immediate	$R[\text{rd}] = (R[\text{rs1}] < \text{imm}) ? 1 : 0$	
<i>sltiu</i>	I	Set < Immediate Unsigned	$R[\text{rd}] = (R[\text{rs1}] < \text{imm}) ? 1 : 0$	2)
<i>sltu</i>	R	Set Less Than Unsigned	$R[\text{rd}] = (R[\text{rs1}] < R[\text{rs2}]) ? 1 : 0$	2)
<i>sra, sraw</i>	R	Shift Right Arithmetic (Word)	$R[\text{rd}] = R[\text{rs1}] \gg R[\text{rs2}]$	1, 5)
<i>srai, srawi</i>	I	Shift Right Arith Imm (Word)	$R[\text{rd}] = R[\text{rs1}] \gg \text{imm}$	1, 5)
<i>srl, srlw</i>	R	Shift Right (Word)	$R[\text{rd}] = R[\text{rs1}] \gg R[\text{rs2}]$	1)
<i>sri, srlwi</i>	I	Shift Right Immediate (Word)	$R[\text{rd}] = R[\text{rs1}] \gg \text{imm}$	1)
<i>sub, subw</i>	R	SUBtract (Word)	$R[\text{rd}] = R[\text{rs1}] - R[\text{rs2}]$	1)
<i>sw</i>	S	Store Word	$\text{M}[R[\text{rs1}] + \text{imm} \ll 31] = R[\text{rs2} \ll 31]$	
<i>xor</i>	R	XOR	$R[\text{rd}] = R[\text{rs1}] \wedge R[\text{rs2}]$	
<i>xori</i>	I	XOR Immediate	$R[\text{rd}] = R[\text{rs1}] \wedge \text{imm}$	

OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMAT	OPCODE	FUNCTION	FUNCTION OR IMM	HEXADECIMAL
ld	I	0000011	000		03/0
lh	I	0000012	001		03/1
lw	I	0000013	010		03/2
ld	I	0000014	011		03/3
lbu	I	0000015	100		03/4
lhu	I	0000016	101		03/5
lwd	I	0000017	110		03/6
addi	I	0010011	000		13/0
addi	I	0010012	001	0000000	13/1/00
addi	I	0010013	010		13/2
addi	I	0010014	011		13/3
addi	I	0010015	100		13/4
addi	I	0010016	101	0000000	13/5/00
addi	I	0010017	110	0000000	13/6/00
addi	I	0010018	111		13/7
auipc	U	0010111			17
addiw	I	0011011	000		18/0
addiw	I	0011012	001	0000000	18/1/00
addiw	I	0011013	010	0000000	18/2/00
addiw	I	0011014	011	0000000	18/3/00
sb	S	0100011	000		23/0
sh	S	0100012	001		23/1
sw	S	0100013	010		23/2
sd	S	0100014	011		23/3
add	R	0110011	000	0000000	33/0/00
add	R	0110012	001	0100000	33/1/00
add	R	0110013	010	0000000	33/2/00
add	R	0110014	011	0000000	33/3/00
add	R	0110015	100	0000000	33/4/00
add	R	0110016	101	0000000	33/5/00
add	R	0110017	110	0100000	33/6/00
add	R	0110018	111	0000000	33/7/00
lui	U	0110111			37
addiw	R	0111011	000	0000000	38/0/00
addiw	R	0111012	001	0100000	38/1/00
addiw	R	0111013	010	0000000	38/2/00
addiw	R	0111014	011	0000000	38/3/00
addiw	R	0111015	100	0100000	38/4/00
addiw	R	0111016	101	0000000	38/5/00
addiw	R	0111017	110	0000000	38/6/00
addiw	R	0111018	111	0000000	38/7/00
jalti	I	1100111	000		47/0
jali	UJ	1101111			49
or	R	1110011	000	000000000000	73/0/000
or	R	1110012	001	000000000000	73/1/000

Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit register

2) Operation assumes unsigned integers (instead of 2's complement)

3) The least significant bit of the branch address is just a set to 0

4) (signed) Load instructions extend the sign bit of data to fill the 64-bit register

5) Replaces the sign bit to fill in the leftmost bits of the result during right shift

6) Multiply with one operand signed and one unsigned

7) The single version does a single precision operation using the rightmost 32 bits of a 64-bit F register

8) Classify writes a 19-bit mask to show which properties are true (e.g., inf , d , sn , v , inf , denorm , ...)

9) Atomic memory operation, nothing else can intervene itself between the read and the write of the memory location

The immediate field is sign-extended in RISC-V

PSEUDO INSTRUCTIONS

HEXADRAGONIC	NAME	DESCRIPTION	USER
0000	Branch = zero	$R[rd] \neq 0 \rightarrow PC = PC + (imm, 19b)$	0000
0001	Branch \neq zero	$R[rd] \neq 0 \rightarrow PC = PC + (imm, 19b)$	0001
0002, ..., 0005, 0	Absolute Value	$R[rd] = (R[rs] > 0 ? R[rs] : -R[rs])$	0002, 0003, 0004, 0005
0006, 0, 0007, 0	FP Move	$R[rd] = R[rs]$	0006, 0007
0008, ..., 0009, 0	FP negate	$R[rd] = -R[rs]$	0008, 0009
1	Jump	$PC = (imm, 20b)$	1
11	Jump register	$PC = R[rs]$	11
12	Load address	$R[rd] = address$	0012
13	Load imm	$R[rd] = imm$	0013
80	Move	$R[rd] = R[rs]$	0080
800	Negate	$R[rd] = -R[rs]$	0080
8000	No operation	$R[rd] = R[rs]$	0080
8001	Nor	$R[rd] = \neg R[rs]$	0080
8002	Reset	$PC = R[rs]$	1
8003	Set = zero	$R[rd] = (R[rs] == 0 ? 1 : 0)$	0080
8004	Set \neq zero	$R[rd] = (R[rs] \neq 0 ? 1 : 0)$	0080

ARITHMETIC CORE INSTRUCTION SET

RYSETH, N. 1979. Multiple Extension.

MONITORING	UNIT NAME	DESCRIPTION (as Yearling)	NOTE
001, 002, 003	01	01-01-01 (Wood)	01-01-01 (Wood)
004, 005	02	02-01-01 (High)	02-01-01 (High)
006, 007	03	03-01-01 (High)	03-01-01 (High)
008, 009	04	04-01-01 (High)	04-01-01 (High)
010, 011	05	05-01-01 (High)	05-01-01 (High)
012, 013	06	06-01-01 (High)	06-01-01 (High)
014, 015	07	07-01-01 (High)	07-01-01 (High)
016, 017	08	08-01-01 (High)	08-01-01 (High)
018, 019	09	09-01-01 (High)	09-01-01 (High)
020, 021	10	10-01-01 (High)	10-01-01 (High)
022, 023	11	11-01-01 (High)	11-01-01 (High)
024, 025	12	12-01-01 (High)	12-01-01 (High)
026, 027	13	13-01-01 (High)	13-01-01 (High)
028, 029	14	14-01-01 (High)	14-01-01 (High)
030, 031	15	15-01-01 (High)	15-01-01 (High)
032, 033	16	16-01-01 (High)	16-01-01 (High)
034, 035	17	17-01-01 (High)	17-01-01 (High)
036, 037	18	18-01-01 (High)	18-01-01 (High)
038, 039	19	19-01-01 (High)	19-01-01 (High)
040, 041	20	20-01-01 (High)	20-01-01 (High)
042, 043	21	21-01-01 (High)	21-01-01 (High)
044, 045	22	22-01-01 (High)	22-01-01 (High)
046, 047	23	23-01-01 (High)	23-01-01 (High)
048, 049	24	24-01-01 (High)	24-01-01 (High)
050, 051	25	25-01-01 (High)	25-01-01 (High)
052, 053	26	26-01-01 (High)	26-01-01 (High)
054, 055	27	27-01-01 (High)	27-01-01 (High)
056, 057	28	28-01-01 (High)	28-01-01 (High)
058, 059	29	29-01-01 (High)	29-01-01 (High)
060, 061	30	30-01-01 (High)	30-01-01 (High)
062, 063	31	31-01-01 (High)	31-01-01 (High)
064, 065	32	32-01-01 (High)	32-01-01 (High)
066, 067	33	33-01-01 (High)	33-01-01 (High)
068, 069	34	34-01-01 (High)	34-01-01 (High)
070, 071	35	35-01-01 (High)	35-01-01 (High)
072, 073	36	36-01-01 (High)	36-01-01 (High)
074, 075	37	37-01-01 (High)	37-01-01 (High)
076, 077	38	38-01-01 (High)	38-01-01 (High)
078, 079	39	39-01-01 (High)	39-01-01 (High)
080, 081	40	40-01-01 (High)	40-01-01 (High)
082, 083	41	41-01-01 (High)	41-01-01 (High)
084, 085	42	42-01-01 (High)	42-01-01 (High)
086, 087	43	43-01-01 (High)	43-01-01 (High)
088, 089	44	44-01-01 (High)	44-01-01 (High)
090, 091	45	45-01-01 (High)	45-01-01 (High)
092, 093	46	46-01-01 (High)	46-01-01 (High)
094, 095	47	47-01-01 (High)	47-01-01 (High)
096, 097	48	48-01-01 (High)	48-01-01 (High)
098, 099	49	49-01-01 (High)	49-01-01 (High)
100, 101	50	50-01-01 (High)	50-01-01 (High)
102, 103	51	51-01-01 (High)	51-01-01 (High)
104, 105	52	52-01-01 (High)	52-01-01 (High)
106, 107	53	53-01-01 (High)	53-01-01 (High)
108, 109	54	54-01-01 (High)	54-01-01 (High)
110, 111	55	55-01-01 (High)	55-01-01 (High)
112, 113	56	56-01-01 (High)	56-01-01 (High)
114, 115	57	57-01-01 (High)	57-01-01 (High)
116, 117	58	58-01-01 (High)	58-01-01 (High)
118, 119	59	59-01-01 (High)	59-01-01 (High)
120, 121	60	60-01-01 (High)	60-01-01 (High)
122, 123	61	61-01-01 (High)	61-01-01 (High)
124, 125	62	62-01-01 (High)	62-01-01 (High)
126, 127	63	63-01-01 (High)	63-01-01 (High)
128, 129	64	64-01-01 (High)	64-01-01 (High)
130, 131	65	65-01-01 (High)	65-01-01 (High)
132, 133	66	66-01-01 (High)	66-01-01 (High)
134, 135	67	67-01-01 (High)	67-01-01 (High)
136, 137	68	68-01-01 (High)	68-01-01 (High)
138, 139	69	69-01-01 (High)	69-01-01 (High)
140, 141	70	70-01-01 (High)	70-01-01 (High)
142, 143	71	71-01-01 (High)	71-01-01 (High)
144, 145	72	72-01-01 (High)	72-01-01 (High)
1			

World's Greatest Experiments

[illegible]

CORE INSTRUCTION FORMATS

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	func()				a2		a1		func()		a1		Opcode			
E	func(1, 8)						a1		func()		a1		Opcode			
S	func(1, 3)				a2		a1		func()		func(8, 8)		opcode			
SB	func(12, 8, 5)				a2		a1		func()		func(4, 1, 1)		opcode			
U	func(7, 12)										a1		opcode			
UB	func(2048, 11019, 12)										a1		opcode			

REGISTER NAME, USE, CALLING CONVENTION

REGISTER	NAME	USE	SAVER
eax	eax	The consumer value 0	N/A
edi	edi	Return address	Caller
esi	esi	Stack pointer	Caller
edi	edi	Global pointer	—
edi	edi	Thread pointer	—
eax+1	eax+1	Temporaries	Caller
edi	edi+4p	Save registers/Frame pointer	Caller
edi	edi	Save registers	Caller
eax+eax	eax+eax	Function arguments/Return values	Caller
eax+eax	eax+eax	Function arguments	Caller
eax+eax	eax+eax	Save registers	Caller
eax+eax	eax+eax	Temporaries	Caller
eax+eax	eax+eax	FP Temporaries	Caller
eax+eax	eax+eax	FP Save registers	Caller
eax+eax	eax+eax	FP Function arguments/Return values	Caller
eax+eax	eax+eax	FP Function arguments	Caller
eax+eax	eax+eax	FP Save registers	Caller
eax+eax	eax+eax	FP Function arguments/Return values	Caller

FREE TRIAL OFFERING, POINT AT STANDARD

$$c(1)^P \leq c(1 + \text{Fraction}) \leq \frac{P}{2}$$

where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383


IEEE Half-, Single-, Double-, and Quad-Precision Formats

Figure 1 shows four floating-point numbers in IEEE 754 single-precision format. Each number is represented by a box divided into three parts: Sign (S), Exponent, and Fraction. The bit patterns are as follows:

- Number 1: S=1, Exponent=15, Fraction=1090
- Number 2: S=1, Exponent=31, Fraction=2322
- Number 3: S=1, Exponent=63, Fraction=5231
- Number 4: S=1, Exponent=127, Fraction=112311

MEMORY ALLOCATION

SP → COND-SELF-REF IDOL



SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10^1	Kilo	K	2^1	Kilo	Ki
10^2	Mega	M	2^2	Mebi	Mi
10^3	Giga	G	2^3	Gibi	Gi
10^4	Tera	T	2^4	Tebi	Ti
10^5	Peta	P	2^5	Pebi	Pi
10^6	Exa	E	2^6	Exbi	Ei
10^7	Zetta	Z	2^7	Zebi	Zi
10^8	Yotta	Y	2^8	Yobi	Yi
10^9	milli	m	10^{-1}	centi	c
10^{-1}	deci	d	10^{-2}	atto	a
10^{-2}	centi	c	10^{-3}	pico	p
10^{-3}	milli	m	10^{-6}	femto	f