

Part I:


Q1&2:

Schematic for 8-bit counter.

3. Verilog code included in final counter.v file. 8bit counter is defined as counter\_eight\_bit and T flip flop is tflipflop.

4. 

Simulation for the eight bit counter, it counts correctly and resets at the end when number overflows.


5. 

Connected inputs properly, hex displays 0 and 1 now show output of counter with KEY[0] as clk. Verilog code submitted on Quercus.

6.


a) Logic utilization is 13/32070 ( < 1% ), and 8 registers are in use. The size of the circuit is much smaller than the size of the FPGA.

b) 621.89 Mhz


7. 

The circuitry is roughly the same, except that there are 8 output lanes and 8 flipflops instead of 4.

Part II:

1. The check for maximum value is not necessary as when it reaches the maximum value, the next ‘tick’ will cause it to overflow and go back to 0.
2. The if (q == 4 ’b1111) should be changed to if (q == 4 ’b1001).
3. The period of the clock is extremely short, so it is likely that the LED’s do not have time to completely switch off, and hence consistently red segments will be displayed. i.e. the hex displays will consisitently show ‘8’.
4. You would need 26 bits.
5. 

Schematic for counter circuit. With SW[1:0] as inputs and SW[2] as reset signal.

1. Verilog code submitted on Quercus.
2. 

Simulation of rate divider with a counter set to enable every 50 clock cycles.