

## adc


## creating ip block




click on "xadc wizard". this description only covers usage of the boolean board's potentiometer.




- select "DRP" as the interface: necessary to communicate with the adc and read the relevant registers
- · only single channel is necessary
- ignore AXI4Stream
- we only care about reset\_in
- i only tried continuous timing mode, event-based mode appears to work much the same, except that eoc\_out and eos\_out may also need to be monitored.
- DCLK can be set to 100MHz --- the XADC has a built-in clock divider anyways, so we can use the boolean board's onboard clock.



- · adc calibration does what it says on the tin, supply sensor calibration makes sure the reference voltages are ok
- the adc also includes a multiplexer for switching between the 16 extra channels, we don't care about this. set channel to VP VN to make sure we're really reading the right inputs
- don't care about power down options: these turn off one of two ADCs internal to the XADC, we can ignore these for now



· i disabled automatic alarms for the sake of simplicity



· select the correct channel, non-bipolar, and we don't care about acquisition time

## verilog module

the FPGA interfaces with the ADC with the DRP (dynamic reconfiguration port). broadly, the interface works like this (roughly cribbed from page 63 in the XADC user guide):

- set the address of the register to read from/write to, in daddr\_in
  - if writing, then di must be set as well
- set whether to read or write via dwe (set to high to write, set to low to read)
- send enable signal via den, which should be high only for one DCLK period
- wait for drdy signal, which indicates that data has been read / written
- if reading data, read data from do\_out.

in this case, the addresses containing VP / VN data are at  $0\times03$  (see page 29 in the XADC user guide) for the locations of other possible parameters), so  $\frac{\text{daddr}_{in}}{\text{daddr}_{in}}$  should be set to  $\frac{\text{lho}3}{\text{lho}3}$  to read from the relevant registers.

example code is given below.

```
.dclk_in(clk),// Clock input for the dynamic reconfiguration port
          .den_in(den),// Enable Signal for the dynamic reconfiguration port
          .dwe_in(1'b0),// Write Enable for the dynamic reconfiguration port
          .reset_in(reset),// Reset signal for the System Monitor control logic
          .do_out(val),// Output data bus for dynamic reconfiguration port
          .drdy_out(drdy)// Data ready signal for the dynamic reconfiguration port
          ); // replace xadc_pot with the name of your .xci module
     always @(posedge clk) begin
        den <= ~den; // clock enable at half the rate as the adc's clock</pre>
     always @(posedge drdy) begin // if data is ready, read to output
        r <= val;
     end
endmodule
// simple example usage
module main(input mclk, [3:0]btn, output [15:0]led);
        pot_reader p(mclk, btn[0],led); // outputs to LEDs
endmodule
```

## sources:

curiousity)

https://docs.xilinx.com/viewer/book-attachment/q0eib0vlzXa1isUAfuFz0Q/2mNWBzeqk05~0C4MjwWAKw (detailed XADC user guide)

https://docs.xilinx.com/v/u/en-US/pg091-xadc-wiz (description of XADC IP block)
https://aydos.de/digital-logic\_/example-adc-reading.html (ended up not really being too helpful, but may be a