
Decoder

4 bit input 16 bit output decoder truth table:




Decoder vivado code and testbench code:

```
`timescale 1ns / 1ps
module DECODER(
input [3:0] IN,
output reg [15:0] OUT
);
always @(IN) begin
   case(IN)
   4'd0 : OUT = 16'b000000000000001;
         : OUT = 16'b00000000000000010;
   4'd1
   4'd2 : OUT = 16'b0000000000000100;
         : OUT = 16'b000000000001000;
   4'd3
         : OUT = 16'b000000000010000;
   4'd4
   4'd5
         : OUT = 16'b000000000100000;
         : OUT = 16'b000000001000000;
   4'd6
   4'd7
         : OUT = 16'b000000010000000;
         : OUT = 16'b000000100000000;
   4'd8
         : OUT = 16'b0000001000000000;
   4'd9
          : OUT = 16'b0000010000000000;
   4'd10
   4'd11
          : OUT = 16'b0000100000000000;
   4'd12
          : OUT = 16'b000100000000000;
          : OUT = 16'b001000000000000;
   4'd13
          : OUT = 16'b010000000000000;
   4'd14
   4'd15
          : OUT = 16'b100000000000000;
   default : OUT=16'b0;
   endcase
end
endmodule
```


```
reg [3:0] in;
wire [15:0] out;

Top_Module dut(.sw(in), .led(out[7:0]), .cat(out[14:8]), .dp(out[15]));
always
begin
```

```
#5 in[0] = ~in[0];
end
always
begin
#10 in[1]=~in[1];
end
always
begin
#20 in[2]=~in[2];
end
always
begin
#40 in[3]=~in[3];
end
initial
begin
in=0;
#80
$finish;
end
endmodule
```




RTL Schematic for Decoder:



Technology Schematic for Decoder:


There are 16 LUT in technology schematic, every luts logic statement is different from each other because they give 1 at the output at different conditions. OBUF[i] is 1 when the input is i.



| Cell Properties | | | | | | | |
|-----------------|-----------------------|----|----|----------------------|--|--|--|
| C | OUT_OBUF[13]_inst_i_1 | | | | | | |
| 13 | 12 | 11 | 10 | O=I0 & I1 & !I2 & I3 | | | |
| 0 | 0 | 0 | 0 | 0 | | | |
| 0 | 0 | 0 | 1 | 0 | | | |
| 0 | 0 | 1 | 0 | 0 | | | |
| 0 | 0 | 1 | 1 | 0 | | | |
| 0 | 1 | 0 | 0 | 0 | | | |
| 0 | 1 | 0 | 1 | 0 | | | |
| 0 | 1 | 1 | 0 | 0 | | | |
| 0 | 1 | 1 | 1 | 0 | | | |
| 1 | 0 | 0 | 0 | 0 | | | |
| 1 | 0 | 0 | 1 | 0 | | | |
| 1 | 0 | 1 | 0 | 0 | | | |
| 1 | 0 | 1 | 1 | 1 | | | |
| 1 | 1 | 0 | 0 | 0 | | | |
| 1 | 1 | 0 | 1 | 0 | | | |
| 1 | 1 | 1 | 0 | 0 | | | |
| 1 | 1 | 1 | 1 | 0 | | | |
| | | | | | | | |

Summary

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 8 | 32600 | 0.02 |
| Ю | 20 | 210 | 9.52 |



The maximum delay is 10.448 before, and after the constraint has changed the maximum path delay reduced to 9.643

combinational delays before:

| From Port | To Port | Max 1 Delay | Max Process Corner | Min Delay | Min Process Corner | | ✓ led[3] | | SLOW | 2.796 | |
|--------------|----------|----------------|-----------------------|--------------|-----------------------|-------------|--|-------|------|-------|------|
| | ⟨at[1] | Max | Delay / | 3.405 | FAST | | ⟨ cat[1] | | SLOW | 2.716 | |
| | ⟨ cat[0] | 10.342 | SLOW | 3.338 | FAST | | ⟨ cat[4] | | SLOW | 2.731 | |
| | ⟨ cat[1] | 10.296 | SLOW | | FAST | | √ led[4] | 9.034 | SLOW | 2.807 | FAST |
| | ✓ led[6] | 10.126 | SLOW | | FAST | | ⟨ cat[3] | 9.025 | SLOW | 2.779 | FAST |
| | ⟨at[0] | | SLOW | | FAST | | ✓ led[3] | 9.014 | SLOW | 2.758 | FAST |
| | ✓ led[7] | | SLOW | | FAST | | ⟨ cat[3] | 8.993 | SLOW | 2.729 | FAST |
| | ✓ led[5] | | SLOW | | FAST | | cat[0] | 8.992 | SLOW | 2.797 | FAST |
| | ✓ led[7] | 9.899 | SLOW | | FAST | | ⟨ cat[6] | 8.945 | SLOW | 2.695 | FAST |
| | ✓ led[0] | | SLOW | | FAST | | ⟨ cat[5] | 8.908 | SLOW | 2.718 | FAST |
| | ✓ led[6] | 9.850 | SLOW | 3.098 | FAST | | cat[6] | 8.903 | SLOW | 2.683 | FAST |
| | ⟨ cat[4] | 9.832 | SLOW | 3.100 | FAST | | ✓ led[0] | 8.857 | SLOW | 2.664 | FAST |
| | ⟨ cat[5] | 9.675 | SLOW | 3.035 | FAST | | cat[0] | 8.827 | SLOW | 2.647 | FAST |
| | √ led[5] | 9.642 | SLOW | 3.036 | FAST | | √ led[2] | 8.822 | SLOW | 2.624 | FAST |
| sw[0] | ⟨ cat[5] | 9.634 | SLOW | 3.022 | FAST | | | 8.806 | SLOW | 2.728 | FAST |
| sw[3] | √ led[2] | 9.551 | SLOW | 3.021 | FAST | | | 8.744 | SLOW | 2.695 | FAST |
| | ✓ dp | 9.395 | SLOW | 2.968 | FAST | | ✓ led[0] | 8.722 | SLOW | 2.654 | FAST |
| sw[2] | √ led[2] | 9.373 | SLOW | 2.864 | FAST | | √ led[7] | 8.715 | SLOW | 2.668 | FAST |
| sw[1] | √ led[2] | 9.342 | SLOW | 2.817 | FAST | | ⟨ cat[4] | 8.694 | SLOW | 2,648 | FAST |
| sw[0] | ✓ led[0] | 9.304 | SLOW | 2.860 | FAST | | ✓ dp | 8.683 | SLOW | 2,583 | FAST |
| sw[0] | ⟨ cat[4] | 9.287 | SLOW | 2.866 | FAST | | | | SLOW | 2.595 | |
| sw[3] | ⟨ cat[5] | 9.247 | SLOW | 2.914 | FAST | | ✓ led[1] | | SLOW | 2.578 | |
| sw[2] | √ dp | 9.229 | SLOW | 2.824 | FAST | Sw[2] Sw[2] | ✓ led[5] | | SLOW | 2.628 | |
| sw[3] | | 9.224 | SLOW | 2.918 | FAST | Sw[2] Sw[1] | ✓ led[3] | | SLOW | 2.528 | |
| sw[1] | √ dp | 9.199 | SLOW | 2.776 | FAST | | ded[1] ded[6] ded[6] | | SLOW | 2.578 | |
| sw[3] | ✓ led[7] | 9.186 | SLOW | 2.831 | FAST | | | | | | |
| sw[2] | ⟨at[1] | 9.178 | SLOW | 2.868 | FAST | | ✓ led[4] | | SLOW | 2.560 | |
| sw[3] | ⟨ cat[2] | 9.144 | SLOW | 2.828 | FAST | | ⟨ cat[3] ⟨ ad[6] ⟨ ad[6] | | SLOW | 2.535 | FAST |

| | √ led[6] | 8.406 | SLOW | 2.469 | FAST |
|-------|----------|-------|------|-------|------|
| | ⟨ cat[2] | 8.348 | SLOW | 2.456 | FAST |
| | √ led[3] | 8.304 | SLOW | 2.477 | FAST |
| | ✓ led[5] | 8.200 | SLOW | 2.407 | FAST |
| sw[2] | ⟨at[6] | 8.175 | SLOW | 2.377 | FAST |
| sw[0] | √ led[1] | 8.046 | SLOW | 2.335 | FAST |
| | ⟨at[2] | 8.039 | SLOW | 2.371 | FAST |
| sw[1] | √ led[4] | 8.035 | SLOW | 2.362 | FAST |
| | √ led[4] | 7.930 | SLOW | 2.348 | FAST |
| | √ led[3] | 7.864 | SLOW | 2.308 | FAST |

Combinational delays after

| From Port | To Port | M ~ 1 | Max Process Corner |
|--------------|----------|-------|-----------------------|
| sw[3] | √ led[2] | 9.643 | SLOW |
| sw[0] | √ led[2] | 9.488 | SLOW |
| | ⟨ cat[4] | 9.462 | SLOW |
| | √ led[0] | 9.438 | SLOW |
| sw[0] | ⟨at[5] | 9.414 | SLOW |
| sw[3] | ⟨ cat[3] | 9.388 | SLOW |
| | ⟨ cat[0] | 9.363 | SLOW |
| sw[0] | ⟨ cat[1] | 9.323 | SLOW |
| | √ led[2] | 9.307 | SLOW |
| sw[0] | ⟨ cat[0] | 9.302 | SLOW |
| | ⟨ cat[1] | 9.239 | SLOW |
| | √ led[0] | 9.211 | SLOW |
| sw[3] | ⟨ cat[2] | 9.210 | SLOW |
| | ⟨ cat[5] | 9.209 | SLOW |
| | ⟨ cat[1] | 9.202 | SLOW |
| | ⟨ cat[5] | 9.193 | SLOW |
| sw[3] | √ led[7] | 9.193 | SLOW |
| sw[0] | √ led[6] | 9.192 | SLOW |
| | √ led[6] | 9.191 | SLOW |
| sw[3] | √ dp | 9.188 | SLOW |
| | √ led[7] | 9.175 | SLOW |
| | √ led[6] | 9.151 | SLOW |
| | ⟨ cat[6] | 9.149 | SLOW |
| | √ led[0] | 9.107 | SLOW |
| | √ led[5] | 9.096 | SLOW |
| | ⟨ cat[0] | 9.087 | SLOW |
| | √ led[0] | 9.082 | SLOW |


| sw[0] | ✓ led[0] | 9.082 | SLOW |
|-------|-----------|-------|------|
| | ⟨ cat[0] | 9.080 | SLOW |
| sw[0] | √ led[5] | 9.056 | SLOW |
| | ⟨ cat[3] | 9.054 | SLOW |
| | ⟨ cat[5] | 8.976 | SLOW |
| sw[0] | ⟨ cat[4] | 8.963 | SLOW |
| | √ led[7] | 8.959 | SLOW |
| sw[1] | ⟨e cat[6] | 8.944 | SLOW |
| | ⟨e cat[6] | 8.930 | SLOW |
| | √ dp | 8.901 | SLOW |
| sw[1] | √ dp | 8.880 | SLOW |
| sw[1] | ⟨ cat[4] | 8.877 | SLOW |
| | √ led[2] | 8.840 | SLOW |
| | √ led[1] | 8.823 | SLOW |
| | √ led[7] | 8.783 | SLOW |
| | √ led[4] | 8.776 | SLOW |
| | √ led[6] | 8.772 | SLOW |
| | ⟨ cat[3] | 8.761 | SLOW |
| | ⟨ cat[2] | 8.745 | SLOW |
| | √ led[5] | 8.719 | SLOW |
| | ⟨ cat[1] | 8.719 | SLOW |
| | ⟨ cat[4] | 8.710 | SLOW |
| | ⟨ cat[6] | 8.679 | SLOW |
| | √ led[1] | 8.665 | SLOW |
| | ✓ led[3] | 8.642 | SLOW |
| | √ led[5] | 8.638 | SLOW |
| | ⟨ cat[3] | 8.632 | SLOW |
| | | | |


| | ⟨ cat[3] | 8.632 SLOW | |
|-------|----------|------------|--|
| | ⟨ cat[2] | 8.627 SLOW | |
| sw[0] | √ led[3] | 8.600 SLOW | |
| | √ led[4] | 8.550 SLOW | |
| | √ led[1] | 8.486 SLOW | |
| | ⟨ cat[2] | 8.460 SLOW | |
| | √ led[4] | 8.453 SLOW | |
| | √ led[4] | 8.443 SLOW | |
| | √ dp | 8.419 SLOW | |
| | √ led[3] | 8.275 SLOW | |
| | √ led[3] | 8.190 SLOW | |
| | √ led[1] | 8.051 SLOW | |


Encoder

Truth table and Karnaugh maps for Encoder:

| 12 | 12 | 1, | 10 | 0, | 00 | V |
|----|----|----|----|----|----|---|
| 0 | 0 | O | O | x | × | 0 |
| 1 | O | 0 | o | 0 | ပ | 1 |
| X | 1 | O | 0 | 0 | ١ | ι |
| x | x | 1 | O | I. | O | 1 |
| x | X | * | ١ | ١ | ١ | 1 |







vivado code and testbench code for encoder1

```
module ENCODER(

input [3:0] IN,

output [1:0] OUT,

output V
```

```
wire fo1, fo2, fo3;
assign V = IN[0] | IN[1] | IN[2] | IN[3];
assign OUT[1] = IN[2] | IN[3];
assign OUT[0] = (~IN[2] & IN[1]) | IN[3];
endmodule
```


```
module ENCODER tb;
reg [3:0] in;
wire [7:0] out;
Top_Module dut(.sw(in), .led(out));
always
begin
#5 in[0] = ~in[0];
end
always
begin
#10 in[1]=~in[1];
end
always
begin
#20 in[2]=~in[2];
end
always
begin
#40 in[3]=~in[3];
end
initial
begin
in=0;
#80
$finish;
```

all of the possible input combinations are obtained, and the output came as expected.



RTL and Technology Schematics for Encoder1

For the encoder part of the module the RTL schematic has 6 gates but the Technology schematic has 8 LUTs.



Timing and Utilization report before implementation:

| | | | - | | |
|--------------|----------|--------------|-----------------------|--------------|-----------------------|
| From Port | To Port | Max Delay | Max Process Corner | Min Delay | Min Process Corner |
| | √ led[7] | 6.746 | SLOW | 2.219 | FAST |
| | √ led[0] | 6.732 | SLOW | 2.196 | FAST |
| | √ led[7] | 6.771 | SLOW | 2.211 | FAST |
| | √ led[0] | 6.718 | SLOW | 2.182 | FAST |
| | √ led[1] | 6.736 | SLOW | 2.201 | FAST |
| | √ led[7] | 6.757 | SLOW | 2.192 | FAST |
| | √ led[0] | 6.716 | SLOW | 2.181 | FAST |
| | √ led[1] | 6.735 | SLOW | 2.200 | FAST |
| | ✓ led[7] | 6.758 | SLOW | 2.193 | FAST |


| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 2 | 32600 | 0.01 |
| Ю | 24 | 210 | 11.43 |



Timing and Utilization Report after implementation

| Max | Max Process | Min | A 41 D |
|-------|--|---|---|
| Delay | Corner | Delay | Min Process Corner |
| 9.458 | SLOW | 2.936 | FAST |
| 9.074 | SLOW | 2.704 | FAST |
| 9.262 | SLOW | 2.831 | FAST |
| 9.085 | SLOW | 2.729 | FAST |
| 8.456 | SLOW | 2.497 | FAST |
| 9.275 | SLOW | 2.859 | FAST |
| 9.251 | SLOW | 2.867 | FAST |
| 8.666 | SLOW | 2.641 | FAST |
| 9.473 | SLOW | 2.991 | FAST |
| | 9.458 9.074 9.262 9.085 8.456 9.275 9.251 8.666 | 9.458 SLOW 9.074 SLOW 9.262 SLOW 9.085 SLOW 8.456 SLOW 9.275 SLOW 9.251 SLOW 8.666 SLOW | 9.458 SLOW 2.936 9.074 SLOW 2.704 9.262 SLOW 2.831 9.085 SLOW 2.729 8.456 SLOW 2.497 9.275 SLOW 2.859 9.251 SLOW 2.867 8.666 SLOW 2.641 |

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 2 | 32600 | 0.01 |
| Ю | 24 | 210 | 11.43 |



Encoder2

Code for encoder with case structure:

Simulation wave:


all of the possible input combinations are obtained, and the output came as expected.



Timing and Utilization Report:

The utilization report does not changed and the maximum path delay changed a little.

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 2 | 32600 | 0.01 |
| Ю | 24 | 210 | 11.43 |



| From Port | To Port | Max Delay | Max Process Corner | Min Delay | Min Process Corner |
|--------------|----------|--------------|-----------------------|--------------|-----------------------|
| sw[0] | √ led[7] | 9.288 | SLOW | 2.881 | FAST |
| | √ led[0] | 9.058 | SLOW | 2.711 | FAST |
| | √ led[7] | 9.091 | SLOW | 2.772 | FAST |
| | √ led[0] | 9.085 | SLOW | 2.729 | FAST |
| | √ led[1] | 8.455 | SLOW | 2.517 | FAST |
| | √ led[7] | 9.094 | SLOW | 2.789 | FAST |
| | √ led[0] | 9.251 | SLOW | 2.867 | FAST |
| | √ led[1] | 8.653 | SLOW | 2.649 | FAST |
| | ✓ led[7] | 9.304 | SLOW | 2.933 | FAST |

The timing reports for encoders changed a little but utilization reports are the same

MUX1

The code and testbench for Multiplexer:

```
module MUX(
input [3:0] D,
input [1:0] S,
output O);

assign O = ((~S[1] & ~S[0] & D[0]) | (~S[1] & S[0] & D[1]) | (~S[0] & S[1] & D[2]) | (S[1] & S[0] & D[3]));

endmodule
```


```
`timescale 1ns / 1ps
module MUX tb;
reg [3:0] in1;
reg [1:0] in2;
wire out;
Top_Module dut(.sw(in1), .btn(in2), .led(out));
always
begin
#10 in1[0] = in1[0];
end
always
begin
#20 in1[1]=~in1[1];
end
always
begin
#40 in1[2]=~in1[2];
end
always
begin
#80 in1[3]=~in1[3];
end
always
begin
#160 in2[0] = \sim in2[0];
end
always
begin
#320 in2[1]=~in2[1];
end
initial
begin
```

```
in1=0;
in2=0;
#700
$finish;
end
```

all of the possible input combinations are obtained, and the output came as expected.




Rtl and Technology Schema for Mux1



Timing and Utilization Summary before implementation for Mux1


| From Port | To Port | Max Delay | Max Process Corner | Min Delay | Min Process Corner |
|-----------|----------|--------------|-----------------------|--------------|-----------------------|
| btn[0] | √ led[0] | 6.718 | SLOW | 2.183 | FAST |
| btn[1] | √ led[0] | 6.727 | SLOW | 2.191 | FAST |
| | √ led[0] | 6.738 | SLOW | 2.203 | FAST |
| | √ led[0] | 6.732 | SLOW | 2.196 | FAST |
| | √ led[0] | 6.718 | SLOW | 2.182 | FAST |
| | √ led[0] | 6.716 | SLOW | 2.181 | FAST |

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 1 | 32600 | 0.00 |
| Ю | 26 | 210 | 12.38 |




Timing and Utilization Summary after implementation for MUX1

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 1 | 32600 | 0.00 |
| Ю | 26 | 210 | 12.38 |



| From Port | To Port | Max Delay | Max Process Corner | Min Delay | Min Process Corner | |
|-----------|----------|--------------|-----------------------|--------------|-----------------------|--|
| btn[0] | √ led[0] | 9.164 | SLOW | 2.784 | FAST | |
| btn[1] | √ led[0] | 8.408 | SLOW | 2.510 | FAST | |
| | √ led[0] | 8.997 | SLOW | 2.748 | FAST | |
| | √ led[0] | 8.953 | SLOW | 2.687 | FAST | |
| | ✓ led[0] | 8.623 | SLOW | 2.602 | FAST | |
| | ✓ led[0] | 9.237 | SLOW | 2.848 | FAST | |






MUX2

Code for Multiplexer with case structure:


```
module MUX2(
input [3:0] D,
input [1:0] S,
output reg 0
    );


    always@(S, D) begin
    case(S)
    2'b00 : O=D[0];
    2'b01 : O=D[1];
    2'b10 : O=D[2];
    2'b11 : O=D[3];
    default : O=1'bZ;
    endcase
    end
endmodule
```

all of the possible input combinations are obtained, and the output came as expected.



RTL and Technology Schematic for Mux2:






Utilization Summary and Time Report for Mux2:

Same with MUX1.

Summary



Q Combinational Delays

| From Port | To Port | Max Delay | Max Process Corner | Min Delay | Min Process Corner | |
|-----------|----------|--------------|-----------------------|--------------|-----------------------|--|
| btn[0] | √ led[0] | 9.164 | SLOW | 2.784 | FAST | |
| btn[1] | √ led[0] | 8.408 | SLOW | 2.510 | FAST | |
| | √ led[0] | 8.997 | SLOW | 2.748 | FAST | |
| | √ led[0] | 8.953 | SLOW | 2.687 | FAST | |
| | √ led[0] | 8.623 | SLOW | 2.602 | FAST | |
| | √ led[0] | 9.237 | SLOW | 2.848 | FAST | |

The utilizatson and timing reports for the multiplexers did not change.

demux

Code and Testbench for Demultiplexer:

```
module DEMUX(
input D,
input [1:0]S,
output [3:0] 0);

wire [5:0]temp;

NOT n0(S[0],temp[0]);
NOT n1(S[1],temp[1]);
```

```
AND a0(temp[0], temp[1], temp[2]);

AND a1(S[0], temp[1], temp[3]);

AND a2(temp[0], S[1], temp[4]);

AND a3(S[0], S[1], temp[5]);

TRI tr0(temp[2], D, O[0]);

TRI tr1(temp[3], D, O[1]);


TRI tr2(temp[4], D, O[2]);

TRI tr3(temp[5], D, O[3]);


endmodule
```


```
module DEMUX_tb;
reg in1;
reg [1:0] in2;
wire [3:0] out;
Top Module dut(.sw(in1), .btn(in2), .led(out));
always
begin
#5 in2[0] = ~in2[0];
end
always
begin
#10 in2[1]=~in2[1];
end
always
begin
#20 in1=~in1;
end
initial
begin
in1=0;
in2=0;
#50
$finish;
end
endmodule
```

all of the possible input combinations are obtained, and the output came as expected.



RTL and Technology Schematic





7 Segment Display

The seven-segment LEDs on the Nexys A7 FPGA development board consist of seven individual LED segments arranged in a pattern that allows the display of numbers and some letters. These segments can be controlled independently. The display can be of either "common anode" or "common cathode" type. In a common anode display, the positive terminals of all segments are connected together, and the negative terminals are controlled individually. In a common cathode display, the negative terminals of all segments are connected, and the positive terminals are controlled individually.

These displays are commonly used to represent numbers and certain characters. Each segment can be illuminated to represent a specific numeral or letter. In FPGA-based systems, digital I/O pins of the FPGA are used to control the seven-segment displays. The FPGA design includes logic circuits to determine the appropriate combination to display a specific character by selectively turning on and off the segments. Multiplexing techniques may also be employed when multiple seven-segment displays are used, where the displays are rapidly switched, giving the illusion that all displays are active simultaneously.

