Efficient State Encoding


There exist various state encoding techniques aimed at minimizing power consumption and enhancing circuit speed. Additionally, optimizing efficiency often involves reducing states that do not impact the outcome. Binary encoding is commonly employed for Finite State Machines (FSMs) due to its simplicity and efficiency in representing states using binary notation.

• State Encoding for The Experiment

The state encoding used in the experiments is provided below in binary format:

state	binary code
Α	000
В	001
C	010
D	011
E	100
F	101

Figure 3: State Encoding Example



LUT4 Usage:

To design the circuit using LUT-4, it is advisable to opt for the one-hot encoding technique. In this approach, states are coded as 1000, 0100, 0010, and 0001. Utilizing a LUT-4 with four entries allows us to select the state efficiently.

Verilog Code:

```
module fsm1(
input x, clk,
output z
);
                              wire [2:0]Q;
                             reg [2:0]q;
                               initial begin
                               q=3'b000;
                               end
                               assign z=(x & q[2] & q[0]) | (~x & ~q[0] & q[1] );
                               always @(posedge clk)begin
                                                              q[2] \le Q[2];
                                                              q[1] <= Q[1];
                                                              q[0] \le Q[0];
                               end
                               assign Q[0] = (\sim (q[2]) \& \sim (q[1]) \& \sim (q[0])) \mid (x \& \sim (q[1])) \mid (x \& \sim
~(q[0]));
                               assign Q[1]=(~(q[2]) & ~(q[1]) & x) | (q[1] & ~q[0]) | (~(q[2]) &
\sim (q[1]) \& (q[0]));
                               assign Q[2]=(x \& q[2]) | (x \& q[1] \& q[0]);
endmodule
```

Testbench Code:


```
module tb_fsm();
    reg clk,x;
    reg [41:0] in;
    wire z;
    fsm1 uut(.x(x), .clk(clk), .z(z));
    integer i;
    initial begin
        clk=1'b0;
        in=42'b 01001100011100001111100000111111;
    i=41;
```

```
while (i>=0)
    begin
    clk<=~clk;
    x=in[i];
    #5
    clk<=~clk;
    i=i-1;
    #5;
    end
    $finish;
    end
endmodule</pre>
```


Simulation Results:




RTL Schematic:



Technology Schematic:



TİMİNG and Utilization Reports:



Faulty Outputs:


In this particular design, undesired 1 outputs occur due to the nature of the FSM being a Mealy machine. This is because the design generates a faulty 1 output at the occurrence of the third consecutive 1, considering input 1 from x as well. When the change is 101 or 010 it means the output is wrong harmful

To address this issue and transition to a Moore type machine, where the x input is not considered through the stages, you can integrate a D-type flip-flop (DFF) at the end of the circuit. This modification ensures that the output arises at the occurrence of the fourth consecutive 1, aligning with the characteristics of a Moore-type machine.


Moore Machine

```
module fsm1(
                                                 input x, clk,
                                                 output reg z
);
                                                    wire temp;
                                               wire [2:0]Q;
                                                 reg [2:0]q;
                                                 initial begin
                                                                                                  q=3'b000;
                                               assign temp=(x & q[2] & q[0]) | (\simx & \simq[0] & q[1] );
                                                 always @(posedge clk)begin
                                                                                                  q[2] \le Q[2];
                                                                                                  q[1] \le Q[1];
                                                                                                  q[0] \le Q[0];
                                                                                                  z \le temp;
                                                 assign \ Q[0] = ( \sim (q[2]) \ \& \ \sim (q[1]) \ \& \ \sim (q[0])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (q[1])) \ | \ (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \ \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x \ \& \sim (x 
~(q[0]));
                                               assign Q[1] = (\sim (q[2]) \& \sim (q[1]) \& x) | (q[1] \& \sim q[0]) | (\sim (q[2]) \& x) | (q[1] \& \sim q[0]) | (\sim (q[2]) \& x) | (q[1] \& \sim q[0]) | (\sim (q[2]) \& x) | (q[1] \& \sim q[0]) | (\sim (q[2]) \& x) | (q[1] \& \sim q[0]) | (\sim (q[2]) \& x) | (q[1] \& \sim q[0]) | (\sim (q[2]) \& x) | (q[1] \& \sim q[0]) | (\sim (q[2]) \& x) | (q[1] \& \sim q[0]) | (\sim (q[2]) \& x) | (q[1] \& \sim q[0]) | (\sim (q[2]) \& x) | (\sim (
\sim (q[1]) \& (q[0]));
                                                 assign Q[2] = (x & q[2]) | (x & q[1] & q[0]);
endmodule
```


Simulation Result:



RTL Schematic:



Technology Schematic:




for initial State=111



for initial State=110



The circuit wont stuck if we start from invalid states.




Verilog Code:

```
module fsm2(
input x,clk,
output z
    );
    wire [2:0]Q;
    reg [2:0] q;
    wire a;
        initial begin
    q=3'b000;
    end
    assign a=x ^ q[2];
    assign Q[2] = \sim x;
    assign Q[1] = (q[0] \& a) | (a \& q[1]);
    assign Q[0] = a & (\sim q[1]) & (\sim q[0]);
    assign z= a & q[1];
    always @(posedge clk)begin
        q[2]=Q[2];
        q[1] = Q[1];
        q[0]=Q[0];
    end
endmodule
```


Simulation results:



RTL Schematic:




Technology Schematic:



Utilization and Timing Reports:

Resource	Utilization	Available	Utilization %
LUT	2	63400	0.00
FF	3	126800	0.00
Ю	3	210	1.43



From	To	Max	Max Process	Min	Min Process
Port	Port	Delay	Corner	Delay	Corner
	≪ z	8.617	SLOW	2.551	FAST

Moore Type:

Verilog Code:

```
module fsm2(
    input x,clk,
    output reg z
);
    wire temp;
    wire [2:0]Q;
    reg [2:0] q;
    wire a;
    initial begin
```

Simulation Results:




From state 111



From state 110:



Circuit that detects '101' and '100'



	K=0	x=1
A	AIO	810
D	C10	810
_	910	010
D	CID	E10
E	F10	810
C	910	NB
9	AIO	HIO
H	110	810
1	511	010
S	314	211

State	encoding
A	0000
B	0001
C	0011
0	0010
Б	0110
£	1110
9	0(0)
H	0100
1	1100
S	1000

Verilog Code:

```
module FSM3(
input reset,
input x,clk,
output z
);
reg [3:0] state;
parameter
    A = 4'b0000,
    B = 4'b0001,
    C = 4'b0011,
```


```
D = 4'b0010,
E = 4'b0110,
F = 4'b0111,
G = 4'b0101,
H = 4'b0100,
I = 4'b1100,
S = 4'b1000;
always@(posedge reset or posedge clk)
begin
if(reset==1) state <= A;</pre>
else begin
    case (state)
         A:if(x) state <= B;
           else state <= A;</pre>
         B:if(x) state <= B;
           else state <= C;</pre>
         C:if(x) state <= D;
           else state <= G;</pre>
         D:if(x) state <= E;
           else state <= C;</pre>
         D: if(x) state<= E;
            else state <= C;</pre>
         E: if(x) state<= B;
            else state <= F;</pre>
         F: if(x) state<= S;
            else state <= G;</pre>
         G: if(x) state<= H;
            else state <= A;</pre>
         H: if(x) state \le B;
            else state <= I;</pre>
         I: if(x) state<= D;
            else state <= S;</pre>
```

```
S: if(x) state \le S;
                else state <= S;</pre>
             default : state<= A;</pre>
             endcase
             end
             end
             assign z = (state == S) | (\sim(x) & (state == G)) | (x & (state == D));
endmodule
TB Code:
`timescale 1ns / 1ps
module TB_FSM();
 reg clk,x;
  reg [41:0] in;
  wire z;
  reg reset;
  FSM3 uut(.x(x), .clk(clk), .z(z), .reset(reset));
  integer i;
  initial begin
  reset=1'b0;
  clk=1'b0;
  in=42'b 0100100001110110000111110000011;
  i = 41;
  while(i>=0)
  begin
  clk<=~clk;
  x=in[i];
  #5
  clk<=~clk;
  i=i-1;
  #5;
  end
  $finish;
  end
```


endmodule

Simulation result:






RTL Schematic:




Technology Schematic:



Timing and Utilization Reports: 6 LUTs are used and delay is 8.459ns

Resource	Utilization	Available	Utilization %
LUT	6	63400	0.01
FF	10	126800	0.01
Ю	4	210	1.90



Litilization (%)

From	To	Max	Max Process	Min	Min Process
Port	Port	Delay	Corner	Delay	Corner
	≪ z	8.459	SLOW	2.537	FAST