# **Digital System Design Applications**

# **Experiment 1 Report**


**EHB436E** 

CRN: 10345


Hatice Nur Andı 040200203

### **AND GATE**


The first part of my report includes the verilog code, testbench code, behavioral simulation waves, RTL schematic, Technology Schematic, truth table, utilization summaries, combinational delays before and after implementation one by one.



Verilog code, tesbench code and simulation wave




RTL and Technology schematic




Truth Table

We can understand that RTL schematic and technology schematic have the same functionality from the truth table of LUT2. Truth table of LUT2 has the same functionality with the RTL\_AND in the RTL schematic.




-Utilization Summary



From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner	^1
	<b>◎</b> ○	5.333	SLOW	2.074	FAST	
	- □ 0	5.333	SLOW	2.074	FAST	

## -Timing Report




-Implementation Report for AND GATE

The maximum and minimum path delays increased. After the implementation, the physical placement of my LUTs on the board, their proximity to one another, and other factors result in delays.


The screenshots of codes, testbench codes, behavioral simulation wave, RTL schematic and technology schematic screenshots of gates and modules are represented after this part

#### **OR GATE**

```
4 - module OR tb;
                             5
                             6
                                reg inp1, inp2;
                            7
                                wire out;
                             8
                             9
                                OR uut(.O(out), .I1(inp1), .I2(inp2));
                            0
                            1 initial
                            2 🖯 begin
                            3
                             4
                                inp1=0; inp2=0;
                             5
                                #10
                             6
                            7
                                inp1=1; inp2=0;
                            8
                                #10
                             9
    `timescale 1ns / 1ps
                             0
                               inp1=1; inp2=1;
 2 👨
                            1
                               #10
3 - module OR(
                            2
 4
     input I1, I2,
                            3
                               inp1=0; inp2=1;
 5
     output O
                             4
                                #10
 6
         );
                            5
 7
                             6 i
                                $finish;
 8
         assign O=I1||I2;
                            7
 9
                            8 🖨 end
10 🖨 endmodule
                            9 🖨 endmodule
11 !
                            0 1
```




Verilog Code, Testbench Code and Simulation Wave




RTL and Technology Schematic






Verilog Code, Testbench Code and Simulation Wave




RTL and Technology Schematic

## **NAND GATE**

```
`timescale 1ns / 1ps
                                downward manu_tb;
                                  reg inp1,inp2;
     `timescale 1ns / 1ps
                                  NAND uut(.O(out), .I1(inp1), .I2(inp2));
2
3 🖯 module NAND(
                                l 🦁 begin
  input I1, I2,
4
5
    output reg 0
                                  inp1=0; inp2=0;
                                  #10
6
         );
                                  inp1=1; inp2=0;
inp1=1; inp2=1;
      begin
                                  #10
0 i
           o =~(I1&I2);
                                  inp1=0; inp2=1;
                                  #10
1 🗀
       end
                                  $finish;
2 🖨 endmodule
                                ∂ end
                                ∃ ⇔ endmodule
```



Verilog Code, Testbench Code and Simulation Wave




RTL and Technology Schematic


#### **NOR GATE**

```
timescale 1ns / 1ps
                                     ? \( \bar{\text{module NOR_tb;}}\)
                                     3
                                     1 reg inp1,inp2;
                                        wire out;
                                     NOR uut(.O(out), .I1(inp1), .I2(inp2));
                                     3
                                     ∃  initial
                                     ) 🖯 begin
`timescale 1ns / 1ps
                                       inp1=0; inp2=0;

module NOR(
                                       #10
                                     1
                                     5
  input I1, I2,
                                     5 inp1=1; inp2=0;
  output reg 0
                                       #10
        );
                                        inp1=1; inp2=1;
| always @ (I1 or I2)
    begin
                                     inp1=0; inp2=1;
                                     3 | #10
          0 = (I1 | |I2);
                                     $finish;
      end
                                     5
endmodule
                                     5 🖨 end
                                     7 🖨 endmodule
 Scope × Sources _ _ [ Objects × Protocol Instanc ? _ [ [
                                              NAND.v × NOR.v × NOR_tb.v × NAND_tb.v × Untitled 4 ×
 Q ¥ $
                                           0
                                               Q | | 0 | Q | 2 | X | * | H | H | ± | ± | + | [* | *
                     •
 Name Design... Block T...
                         Name
                                     Value Data ^
 ∨ ⇒ ■ I NOR_tb Verilog M
                          ₩ inp1
                                    0
                                          Logic
  ■ t NOR Verilog M
■ glbl glbl Verilog M
                          ₩ inp2
                                          Logic
                          ₩ out
                                     0
                                          Logic
```


Verilog Code, Testbench Code and Simulation Wave







RTL and Technology Schematic

#### **XOR**



Verilog Code, Testbench Code and Simulation Wave






RTL and Technology Schematic

#### **XNOR GATE**


```
`timescale 1ns / 1ps
 module XNOR(
   input I1, I2,
    output 0);
   LUT2# (.INIT(4'b1001))lut(.O(O),.IO(I1),.I1(I2));
 endmodule
`timescale 1ns / 1ps
1 reg inp1,inp2;
5 | wire out;
7 XNOR uut(.O(out), .I1(inp1), .I2(inp2));
3
∃ ⊖ initial
) 🖯 begin
l | inp1=0; inp2=0;
2 | #10
3
inp1=1; inp2=0;
5 | #10
7 | inp1=1; inp2=1;
 #10
3
) | inp1=0; inp2=1;
L | #10
2
3 | $finish;
1 🗎 end
5 ← endmodule
                        Objects × Protocol Instanc ? _ ㅁ 더
                                               NOT_tb.v × NOT.v × XNOR_tb.v × Top_Module.v × Top_Module_tb_behav.v
 Scope × Sources _ 🗆 🗆 🖸
 Q 🚆 🛊
                                               Ф
                         Q.
            Design... Block T...
                         Name
                                     Value
                                         Data ^
 ∨ ⇒≣ XNOR_tb
            XNOR tb Verilog M
                          ₩ I1
                                     0
                                         Logic
                                               Name
                                                    Value
                                                        0.000 ns
  uut =
            XNOR Verilog M
                          ₩ I2
                                         Logic
                          Ш О
  glbl
            glbl
                 Verilog M
                                         Logic
```

Verilog Code, Testbench Code and Simulation Wave





RTL and Technology Schematic

#### **TRI GATE**



Verilog Code, Testbench Code and Simulation Wave







RTL and Technology Schematic


## TOP\_MODULE

```
module Top_Module_tb;
reg [14:0] inp;
wire [7:0] out;
Top Module uut(.OUT(out), .IN(inp));
initial
begin
inp=16'b000000000000000;
#10
inp=16'b010101010101011;
#10
inp=16'b1111111111111111;
#10
inp=16'b101010101011010;
#10
$finish;
end
```






Verilog Code, Testbench Code and Simulation Wave



RTL and Technology Schematic


#### **LOOK UP TABLE**

A Look-Up Table is a configurable memory element in an FPGA that stores output values for all possible combinations of input signals. LUTs are implemented as arrays of memory cells, where each cell corresponds to a unique input combination. These cells store precomputed output values, enabling rapid signal processing and logic implementation. When an FPGA is programmed, the LUTs are configured to implement specific logic functions. Input signals are used as addresses to access the corresponding output values stored in the LUT. This process allows FPGAs to perform complex logic operations, making them highly adaptable for various applications. LUTs can implement any combinational logic function, making them essential for tasks like arithmetic operations, data manipulation, and conditional branching.



#### **FAN-OUT FAN-IN**

The fan-in is defined as the maximum number of inputs that a logic gate can accept. If the number of input exceeds, the output will be undefined or incorrect. It is specified by the manufacturer and is provided in the data sheet. The fan-out is defined as the maximum number of inputs (load) that can be connected to the output of a gate without degrading the normal operation. Fan Out is calculated from the amount of current available in the output of a gate and the amount of current needed in each input of the connecting gate. It is specified by the manufacturer and is provided in the data sheet. Exceeding the specified maximum load may cause a malfunction because the circuit will not be able to supply the demanded power.



### **SETUP and HOLD TIME DELAY**

As a signal travels down a wire, it can change from a 0->1 or 1->0. An input to a Flip-Flop needs to be stable (not changing) in order for an FPGA design to work properly. The input must be stable for some small amount of time prior to being sampled by the clock. This amount of time is called setup time. Setup time is the amount of time required for the input to a Flip-Flop to be stable before a clock edge. Hold time is similar to setup time, but it deals with events after a clock edge occurs. Hold time is the minimum amount of time required for the input to a Flip-Flop to be stable after a clock edge.

