
Top Module:

```
`timescale 1ns / 1ps
module TOP(
    input clk,
    input reset,
    input conv run,
    output [1024:0] output data
    );
    wire ram1 enable;
   wire notram2 enable;
   wire ram2enablew;
   wire [7:0] ram1 address;
    wire [7:0] ram2_address;
   wire [23:0] weight;
   wire [1039:0] input data;
   wire [1023:0] to output c;
// wire [1023:0] output data;
    control input ci (.clk(clk), .reset(reset), .conv run(conv run),
.kernel({8'b11111111,8'b11111111,8'b111111111,8'b111111111,
8'b00001000,8'b11111111,8'b111111111,8'b111111111,8'b111111111,8'b111111111}),
                  .enable ram(ram1 enable), .address ram(ram1 address),
                  .weight(weight));
   bram1 r1 (.addra 0(ram1 address), .clka 0(clk),
.ena 0(ram1 enable), .douta 0(input data));
    CONV128 conv128 (.clk(clk), .reset(reset), .data(input data),
.weight(weight), .result(to output c));
    output control outp (.clk(clk), .reset(reset), .data(to output c),
.conv done(notram2 enable),
                          .address ram(ram2 address),
.data out(output data), .ram2enable(ram2enablew));
   bram2 r2 (.clka 0(clk), .addra 0(ram2 address[6:0]),
.dina 0(output data), .ena 0(~notram2 enable), .wea 0(ram2enablew));
```

endmodule

I used this module to wire my units.



Control Input

```
`timescale 1ns / 1ps

module control_input(
   input clk,
   input reset,
   input conv_run,
   input [71:0] kernel,
   output reg enable_ram,
   output reg [7:0] address_ram,
   output reg [23:0] weight
   );

   reg [1:0] counter;
   reg [7:0] address;

always @(posedge clk or posedge reset)begin
```

```
if(reset)begin
              address <= 0;
              address ram <= 0;
              enable ram <= 0;</pre>
              counter <= 0;</pre>
              weight <= 0;</pre>
         end
         else if (conv_run) begin
              enable ram <= 1;</pre>
                   if(counter == 0)begin
                       address ram <= address + counter;</pre>
                       weight <= kernel[71:48];</pre>
                       counter <= counter + 1;</pre>
                   end else if (counter == 1)begin
                       address ram <= address + counter;</pre>
                       weight <= kernel[47:24];</pre>
                       counter <= counter + 1;</pre>
                   end else if(counter == 2)begin
                       address ram <= address + counter;</pre>
                       weight <= kernel [23:0];</pre>
                       address <= address + 1;</pre>
                       counter <= 0;</pre>
                   end
         end
    end
endmodule
```

This module is used to change the address from which data is read from RAM and to update the kernel going to `conv128`. The weight is modified every cycle, and the address is incremented every three cycles.

CONV128

```
itimescale 1ns / 1ps

module CONV128(
   input clk,reset,
   input [1039:0] data,
   input [23:0] weight,
   output [1023:0] result
```

This module is employed to compute the convolution of an entire row. It achieves this by utilizing the data retrieved from RAM and the weight obtained from the control input, updating the convolution result accordingly.

CONV

```
"timescale 1ns / 1ps

module CONV(
    input [23:0] data, weight,
    input clk, reset,
    output [7:0] result
    );

    wire[19:0] resultmac;
    MAC mac(.clk(clk), .reset(reset), .data(data), .weight(weight),
.result(resultmac));
    MAC_Normalize nmac(.data(resultmac), .result(result));
endmodule
```

This module takes the MAC (Multiply-Accumulate) of three 8-bit data inputs and subsequently normalizes the result.

Control Output

```
`timescale 1ns / 1ps
```

```
module output control(
    input clk,
    input reset,
    input [1023:0] data,
    output conv done,
    output reg ram2enable,
    output reg [7:0] address ram,
    output reg [1023:0] data_out
    );
    reg [1:0] counter;
    reg [7:0] address;
    reg [1023:0] data_out_x;
    always @(posedge clk or posedge reset)begin
         if(reset)begin
             ram2enable <= 0;</pre>
             address <= 0;
             address ram <= 0;
             counter <= 0;</pre>
             data out x \le 0;
             data out <= 0;
        end else begin
             if(counter == 0) begin
                 ram2enable <= 0;</pre>
                 data out x <= data;</pre>
                 counter <= counter +1;</pre>
             end else if(counter == 1) begin
                 ram2enable <= 0;</pre>
                 data_out_x <= data_out_x + data;</pre>
                  counter <= counter +1;</pre>
             end else if(counter == 2) begin
                 ram2enable <= 1;</pre>
                 data_out_x <= data_out_x + data;</pre>
                 data out <= data out x;
                 counter <= 0;</pre>
                 address ram <= address ram +1;
             end
        end
    end
```

endmodule

This module accumulates the three data inputs received from `conv128`, sending them for writing to RAM. On the third clock cycle, the RAM is enabled, aiming to write the accumulated data to `ram2`. Additionally, the address is incremented every three clock cycles.

Testbench top:

```
`timescale 1ns / 1ps
module tb_TOP;
    reg clk;
    reg reset;
    reg conv run;
    wire [1023:0] output data;
    wire conv_done;
        integer file;
    TOP TOP inst (
        .clk(clk),
        .reset(reset),
        .conv_run(conv_run),
        .output_data(output data),
        .conv done(conv done)
    );
    initial begin
        file = $fopen ("isim 3.txt", "w");
        clk = 0;
        forever #5 clk = \simclk;
    end
    initial begin
        reset = 1;
        #2 reset = 0;
    end
    always@(output data)begin
    if (conv done == 0) $fwrite (file, "%h\n", output_data);
    end
    initial begin
```

```
conv_run = 0;
#2 conv_run = 1;

#100;

#3000;

$finish;
end
```

endmodule

Result:

