Half Adder

I wrote the half adder module with two logic gates with the help of truth table in the experiment document.

Verilog Code:

```
module HA(
    input x,
    input y,
    output cout,
    output s
    );

assign cout = x && y;
assign s = x ^ y;
endmodule
```


• Testbench Code:


```
module HA_tb;
reg x;
reg y;
wire s;
wire cout;
HA uut(x, y, cout, s);
  initial begin
    for (integer i = 0; i < 4; i = i + 1) begin
      case (i)
        0: \{x, y\} = 2'b00;
        1: \{x, y\} = 2'b01;
        2: \{x, y\} = 2'b10;
        3: \{x, y\} = 2'b11;
      endcase
      #10;
    end
    #10 $finish;
  end
endmodule
```

• Simulation results for all inputs:

											50.000 ns
Name	Value	0.000 ns	5.000 ns	10.000 ns	15.000 ns	20.000 ns	25.000 ns	30.000 ns	35.000 ns	40.000 ns	45.000 ns
₩ x	1										
14 y	1										
18 s	0										
¹⊌ cout	1										

• RTL and Technology Schematics:






• Time and Utilization Reports:

Maximum combinational delay is 7.007ns and 1 LUT is used.

From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner
	cout cout	6.625	SLOW	2.238	FAST
	⟨ s	6.308	SLOW	2.135	FAST
	cout cout	7.007	SLOW	2.337	FAST
D y		6.658	SLOW	2.240	FAST

Resource	Utilization	Available	Utilization %
LUT	1	63400	0.00
IO	4	210	1.90



FULL ADDER

I write my full adder module with using the half adder modules

Verilog Code:

```
module FA(
    input x,
    input y,
    input ci,
    output cout,
    output s
);

(*DONT_TOUCH = "TRUE"*) wire sum0, cout0, cout1;

HA ha0(x, y, cout0, sum0);
    HA ha1(sum0, ci, cout1, s);
    assign cout = cout0 || cout1;
```

endmodule

• Testbench Code:

```
module FA_tb;

reg x, y, ci;
wire cout, s;

FA uut (x, y, ci, cout, s);
initial begin
```

```
for (integer i = 0; i < 8; i = i + 1) begin
     {x, y, ci} = i;
     #10;
end
#10 $finish;
end</pre>
```


endmodule


• Simulation results:

all input combinations are used.



• RTL and Technology Schematics:






Timing and Utilization Reports:

Since we used DONT TOUCH constraint there are 5 luts. 2+2 from half adders and 1 for or gate. and maximum combinational delay is increased to 8.178

From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner
□ ci	cout	7.054	SLOW	2.366	FAST
□ ci		6.955	SLOW	2.350	FAST
	cout	8.178	SLOW	2.431	FAST
	<□ s	7.520	SLOW	2.570	FAST
D y	cout cout	7.909	SLOW	2.301	FAST
D y		7.250	SLOW	2.463	FAST

Resource	Utilization	Available	Utilization %
LUT	5	63400	0.01
Ю	5	210	2.38



RIPPLE CARRY ADDER

I write my code with using the full adder module.

Verilog Code

```
module RCA(
    input [3:0] x,
    input [3:0] y,
    input ci,
    output cout,
    output [3:0] s
    );

    (*DONT_TOUCH = "TRUE"*) wire [2:0] faout;
    FA fa0(x[0],y[0],ci,faout[0],s[0]);
    FA fa1(x[1],y[1],faout[0],faout[1],s[1]);
    FA fa2(x[2],y[2],faout[1],faout[2],s[2]);
```

```
FA fa3(x[3], y[3], faout[2], cout, s[3]);
```

endmodule

• Testbench Code:

```
module RCA_tb;
  reg [3:0] x, y;
  reg ci;
  wire co;
  wire [3:0] s;
  RCA uut (x, y, ci, co, s);
  initial begin
    for (integer i = 0; i < 511; i = i + 1) begin
        {x, y, ci} = i;
        #5;
    end
    #10 $finish;
  end</pre>
```


endmodule

• Simulation results for all input combinations:






• RTL and technology Schematics:



• Timing and utilization reports: Maximum combinational delay is 15.792 and 19 LUTs are used in this circuit.

From	To Port	M ~ 1	Max Process	Min	Min Process	From Port	To Port	M ~ 1	Max Process Corner	Min Delay	Min Process Corner
Port	10 POIL	a	Corner	Delay	Corner	y[2]		11.242	SLOW	3.348	FAST
		15.792	SLOW	5.747	FAST	y[1]	√ s[2]	11.115	SLOW	3.241	FAST
	≪ s[3]	15.097	SLOW	5.517	FAST		√ s[2]	11.106	SLOW	3.109	FAST
	≪ s[2]	14.469	SLOW	5.314	FAST	y[2]	√ s[2]	10.692	SLOW	3.412	FAST
y[0]		13.314	SLOW	4.213	FAST	y[2]	√ s[3]	10.547	SLOW	3.117	FAST
	√ cout	13.262	SLOW	4.072	FAST		√ cout	10.410	SLOW	2.839	FAST
	≪ s[1]	12.774	SLOW	4.686	FAST	y[0]	√ s[1]	10.296	SLOW	3.152	FAST
y[0]	√ s[3]	12.619	SLOW	3.982	FAST		√ s[1]	10.244	SLOW	3.010	FAST
	√ s[3]	12.567	SLOW	3.841	FAST		√ s[0]	10.115	SLOW	3.112	FAST
y[1]		12.438	SLOW	3.674	FAST	y[0]	√ s[0]	10.065	SLOW	3.127	FAST
		12.429	SLOW	3.542	FAST		√ s[2]	9.860	SLOW	3.024	FAST
y[0]	≪ s[2]	11.991	SLOW	3.780	FAST		√ s[3]	9.715	SLOW	2.609	FAST
	√ s[2]	11.939	SLOW	3.638	FAST			9.707	SLOW	2.670	FAST
	≪ s[0]	11.891	SLOW	4.400	FAST	y[1]	√ s[1]	9.422	SLOW	2.844	FAST
y[1]	≪ s[3]	11.744	SLOW	3.444	FAST		√ s[1]	9.413	SLOW	2.804	FAST
	≪ s[3]	11.735	SLOW	3.312	FAST	y[3]		9.010	SLOW	2.660	FAST
		_			CL OW				FACT		
✓ X	[3]	√e s	[3]	8.903	SLOW			2.689	FAST		
⊵ y	[3]	√ s	[3]	8.207	7 SLOW			2.452	FAST		

Resource	Utilization	Available	Utilization %
LUT	19	63400	0.03
Ю	14	210	6.67



Parametric RIPPLE CARRY ADDER

this code is similar to the normal RCA. the difference is we can modify the input bit longs easily and used generate for loop here.

Verilog Code:

```
module parametric RCA #(parameter SIZE = 4)(x, y, ci, cout, s);
    input [SIZE-1:0] x;
    input [SIZE-1:0] y;
    input ci;
    output cout;
    output [SIZE-1:0] s;
    (*DONT TOUCH = "TRUE"*) wire [SIZE:0] faout;
    assign faout[0] = ci;
    assign cout = faout[SIZE];
    genvar i;
    generate
        for (i=0; i<SIZE; i=i+1) begin</pre>
            FA fax(x[i],y[i],faout[i],faout[i+1],s[i]);
        end
    endgenerate
endmodule
```

• Testbench Code:

```
module parametric_RCA_tb;

module parametric_RCA_tb;

reg [7:0] x, y;

reg ci;

wire cout;

wire [7:0] s;

parametric_RCA #(.SIZE(4)) uut (
.x(x),.y(y),.ci(ci),.cout(cout),.s(s));

initial begin


for (integer i = 0; i < 65000; i = i + 16) begin</pre>
```

```
{x, ci, y} = i;
#5;
end
#10 $finish;
end
```

endmodule


• Simulation results:


Simulation results are same with the RCA.



• RTL and Technology schematics:

same with the RCA






• Timing and Utilization reports:

Same with RCA


From	To Port	M ~ 1	Max Process	Min	Min Process			**			
Port	101011	a	Corner	Delay	Corner	From Port	To Port	M 1	Max Process Corner	Min Delay	Min Process Corner
		15.792	SLOW	5.747	FAST	y[2]		_	SLOW		FAST
→ ci	√ s[3]	15.097	SLOW	5.517	FAST				SLOW		FAST
	√ s[2]	14.469	SLOW	5.314	FAST				SLOW		FAST
y[0]		13.314	SLOW	4.213	FAST		√ s[2]		SLOW		FAST
		13.262	SLOW	4.072	FAST				SLOW		
	√ s[1]	12.774	SLOW	4.686	FAST	y[2]	√ s[3]				FAST
y[0]	✓ s[3]		SLOW		FAST				SLOW		FAST
						y[0]	√ s[1]		SLOW		FAST
	√ s[3]		SLOW		FAST		√ s[1]	10.244	SLOW	3.010	FAST
y[1]			SLOW		FAST		√ s[0]	10.115	SLOW	3.112	FAST
		12.429	SLOW	3.542	FAST	y[0]	≪ s[0]	10.065	SLOW	3.127	FAST
y[0]	√ s[2]	11.991	SLOW	3.780	FAST		√ s[2]	9.860	SLOW	3.024	FAST
	√ s[2]	11.939	SLOW	3.638	FAST		√ s[3]	9.715	SLOW	2.609	FAST
	√ s[0]	11.891	SLOW	4.400	FAST	▶ x[3]		9.707	SLOW	2.670	FAST
y[1]	√ s[3]	11.744	SLOW	3.444	FAST	y[1]	√ s[1]	9.422	SLOW	2.844	FAST
	⋖ s[3]	11.735	SLOW	3.312	FAST		√ s[1]	9.413	SLOW	2.804	FAST
					SI OW				FACT		
	[3]	√ co	ut 9	.010	SLOW		2.6	60	FAST		
	[3]	⊘ s[3	3] 8	.903	SLOW		2.6	589 I	FAST		
⊵ y	[3]	⊘ s[3	8] 8	.207	SLOW		2.4	152	FAST		

Resource	Utilization	Available	Utilization %
LUT	19	63400	0.03
Ю	14	210	6.67




8bit Ripple Carry Adder

The code for 8 bit carry adder is just a modified version of 4 bit carry adder. The only differentiation is parameter.



Timing And Utilization Reports:


Maximum combinational delay is 24.115ns and 34 LUTs are used in this circuit.



From Port	To Port	Max 1 Delay	Max Process Corner	Min Delay	Min Process Corner	From Port	To Port	Max 1 Delay	Max Process Corner	Min Delay	Min Process Corner
y[1]		13.180	SLOW	4.464	FAST		√ s[7]	10.975	SLOW	3.645	FAST
		13.143	SLOW	4.387	FAST			10.925	SLOW	3.635	FAST
y[3]	≪ s[4]	12.932	SLOW	4.099	FAST			10.887	SLOW	3.373	FAST
y[4]	≪ s[4]	12.666	SLOW	4.408	FAST			10.792	SLOW	3.526	FAST
	≪ s[7]	12.543	SLOW	3.797	FAST	▶ y[2]		10.677	SLOW	3.072	FAST
		12.535	SLOW	4.514	FAST			10.617	SLOW	3.228	FAST
		12.493	SLOW	3.787	FAST			10.451	SLOW	3.172	FAST
		12.492	SLOW	3.923	FAST			10.422	SLOW	3.226	FAST
ci		12.398	SLOW	4.076	FAST		≪ s[5]	10.185	SLOW	3.275	FAST
	≪ s[5]	11.728	SLOW	3.639	FAST	▶ y[7]		9.899	SLOW	2.681	FAST
y[6]	≪ s[7]	11.535	SLOW	3.573	FAST		⊘ s[7]	9.831	SLOW	3.257	FAST
y[6]		11.485	SLOW	3.564	FAST			9.700	SLOW	2.820	FAST
		11.454	SLOW	3.731	FAST		√ s[5]	9.440	SLOW	3.118	FAST
y[1]		11.329	SLOW	4.313	FAST		 √ s[7]	9.279	SLOW	2.845	FAST
y[5]		11.167	SLOW	3.378	FAST	D x[4]	√ s[4]	9.213	SLOW	2.936	FAST
		11.155	SLOW	4.336	FAST	▶ y[3]		9.047	SLOW	3.102	FAST
	≪ s[4]	11.142	SLOW	3.432	FAST	▶ y[6]		9.016	SLOW	3.047	FAST
	 s[7]	10.975	SLOW	3.645	FAST		- s[2]	9.012	SLOW	2.678	FAST
		10.925	SLOW	3.635	FAST			8.681	SLOW	2.838	FAST
		10.887	SLOW	3.373	FAST		- s[1]	8.624	SLOW	2.601	FAST
ci		10.792	SLOW	3.526	FAST		⟨□ s[1]	8.530	SLOW	2.754	FAST
y[2]		10.677	SLOW	3.072	FAST			8.443	SLOW	2.965	FAST
		10.617	SLOW	3.228	FAST			7.708			FAST
		10.451	SLOW	3.172	FAST			7.704			FAST
		10.422	SLOW	3.226	FAST	D x[3]	- [3]		SLOW		FAST
y[5]	≪ s[5]	10.185	SLOW	3.275	FAST				SLOW		FAST
y[7]		9.899	SLOW	2.681	FAST				SLOW		FAST

Summary





CARRY LOOKAHEAD ADDER

With the help of the book i write carry and propagate function for all bits then write the code according to.

$$\begin{array}{lll} P_{i} = A_{i} \oplus b_{i} & P_{0} = A_{0} \oplus b_{0} \\ G_{i} = A_{i}b_{i} & G_{0} = A_{0}b_{0} \\ S_{i} = P_{i} \oplus C_{i} & S_{0} = P_{0} \oplus C_{0} \\ C_{i,i,1} = G_{i} + P_{i}C_{i} & C_{i} = G_{0} + P_{0}C_{0} \\ & = G_{3} + P_{3}G_{3} \\ & = G_{3} +$$

= 92+ 1291+129, 60+129, 80Co

Verilog Code:

```
module CLA(
    input [3:0] x,y,
    input c0,
    output cout,
    output [3:0] sum
    );
    (*DONT_TOUCH = "TRUE"*) wire [4:0] c;
    (*DONT_TOUCH = "TRUE"*) wire [3:0] p,g;

assign c[0]=c0;
    assign cout = c[4];

genvar i;
    generate
    for(i=0; i<4; i=i+1)begin

assign p[i]= x[i] ^ y[i];</pre>
```

C2 = G1+1,G0+1,10C0

```
assign g[i] = x[i] \&\& y[i];

assign sum[i] = p[i] \&\& c[i];

assign c[i+1] = g[i] || (p[i] \&\& c[i]);

end

endgenerate
```

endmodule

Testbench Code:

```
module CLA_tb;
   CLA uut (.x(x),.y(y), .c0(c0),.cout(cout),.sum(sum));


reg [3:0] x;
   reg [3:0] y;
   reg c0;
   wire cout;
   wire [3:0] sum;

initial begin
    for (integer i = 20; i < 511; i = i + 3) begin
        {x, c0, y} = i;
        #5;
   end
      #10 $finish;
   end
endmodule</pre>
```

Simulation results:




• RTL and technology Schematscs:



• Timing and Utilization Reports:

Maximum combinational delay is 14.121 and 16 LUTs are used. Both combinational delay and used LUTs are less compared to 4 bit RCA.

Resource	Utilization	Available	Utilization %
LUT	16	63400	0.03
Ю	14	210	6.67



From Port	To Port	M * 1	Max Process Corner	Min Delay	Min Process Corner					
	√ sum[3]	14.121	SLOW	5.175	FAST					
	≪ sum[2]	14.046	SLOW	5.197	FAST					
		13.813	SLOW	5.048	FAST					
	√ sum[1]	12.253	SLOW	4.524	FAST					
y[0]	≪ sum[3]	12.031	SLOW	3.698	FAST					
y[0]	≪ sum[2]	11.956	SLOW	3.719	FAST					
	√ sum[0]	11.842	SLOW	4.388	FAST					
y[0]		11.723	SLOW	3.571	FAST					
	≪ sum[3]	11.711	SLOW	3.607	FAST					
	√ sum[2]	11.636	SLOW	3.628	FAST					
y[1]	√ sum[3]	11.478	SLOW	3.413	FAST					
y[1]	√ sum[2]	11.404	SLOW	3.434	FAST					
		11.403	SLOW	3.480	FAST					
y[1]		11.170	SLOW	3.286	FAST					
	√ sum[3]	11.023	SLOW	3.191	FAST					
	√ sum[2]	10.948	SLOW	3.213	FAST					
y[2]	√ sum[3]	10.758	SLOW	3.258	FAST					
		10.715	SLOW	3.064	FAST					
y[2]		10.450	SLOW	3.131	FAST	y[1]	y[1]	▶ v[1]	y[1]	▶ y[1]
y[2]	√ sum[2]	10.325	SLOW	3.304	FAST					
y[0]	√ sum[1]	10.163	SLOW	3.046	FAST					
y[0]	√ sum[0]	10.084	SLOW	3.126	FAST		▶ x[2]	▶ x[2] sum[2] 9.494	▶ x[2] sum[2] 9.494 SLOW	▶ x[2] sum[2] 9.494 SLOW 2.915
	√ sum[1]	9.843	SLOW	2.955	FAST	▶ x[2]	▶ x[2]			
y[1]	√ sum[1]	9.642	SLOW	2.956	FAST	▶ x[3]				
	✓ sum[3]	9.561	SLOW	2.870	FAST					
	✓ sum[0]	9.546	SLOW	2.926	FAST	▶ x[3] ▶ y[3]				
	≪ sum[2]	9.494	SLOW		FAST	y[3] y[3]				

ADD-SUB

ı studied this circuit from the book and there should be xor gates in the boxes. I write my code with the help of the book.

• Verilog Code

```
module Add_Sub(
  input [3:0] A, B,
  input ci,
  output [3:0] SUM,
  output cout,
  output V
);
```

```
(* dont_touch="true" *) wire [3:0] xxor;
(* dont_touch="true" *) wire [4:0] c;

assign c[0] = ci;
assign cout = c[4];

genvar i;
generate
  for (i = 0; i < 4; i = i + 1) begin : add_sub_loop
    assign xxor[i] = ci^B[i];
    FA fai (A[i], xxor[i], c[i], c[i + 1], SUM[i]);
  end
endgenerate

assign V = c[3] ^ c[4];
endmodule</pre>
```


• Testbench Code

```
module add_sub_tb();
reg [3:0] A,B;
reg ci;
wire [3:0] SUM;
wire cout;
wire V;
Add Sub add subx(A, B, ci, SUM, cout, V);
initial
begin
for(integer i=0;i<512;i=i+1)</pre>
        begin
        {ci,A,B}=i;
        #2;
        end
        $finish();
end
endmodule
```

Simulation Results




• RTL and Technology Schematics:



• Timing and Simulation Reports: Maximum combinational delay is 11.22ns and 19 LUTs are used

From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner					
D A[0]		7.799	SLOW	2.618	FAST					
		9.024	SLOW	2.859	FAST					
		10.670	SLOW	3.437	FAST					
		11.984	SLOW	3.844	FAST					
	∨	12.595	SLOW	3.919	FAST					
		14.493	SLOW	4.619	FAST					
		7.499	SLOW	2.539	FAST					
		9.854	SLOW	2.678	FAST					
		11.167	SLOW	3.085	FAST	D 0141	- CIP4'S	الممدا	51.6111	1
		11.778	SLOW	3.160	FAST	D B[1]			SLOW	2.912
		13.677	SLOW	3.860	FAST	B[1]			SLOW	3.319
		8.192	SLOW	2.763	FAST	B[1]	⟨ ∨		SLOW	3.394
		9.056	SLOW	2.874	FAST				SLOW	4.094
	∨	9.667	SLOW	2.949	FAST	B[2]		9.340	SLOW	3.143
		11.566	SLOW	3.649	FAST			10.204	SLOW	3.038
		7.659	SLOW	2.542	FAST		√ ∨	10.816	SLOW	3.113
	∨	8.403	SLOW	2.742	FAST			12.714	SLOW	3.813
		10.301	SLOW	3.277	FAST	B[3]		8.241	SLOW	2.758
		7.790	SLOW	2.629	FAST	□ B[3]	□ V	8.985	SLOW	2.946
		9.015	SLOW	2.861	FAST	B[3]		10.884	SLOW	3.481
		10.662	SLOW	3.439	FAST			9.105	SLOW	2.676
		11.975	SLOW	3.846	FAST			10.330	SLOW	3.073
	∨	12.587	SLOW	3.921	FAST			11.977	SLOW	3.416
		14.485	SLOW	4.621	FAST			13.291	SLOW	3.162
B[1]		7.554	SLOW	2.568	FAST		□ V	13.902	SLOW	3.350
B[1]		9.909	SLOW	2.912	FAST			15.800	SLOW	3.885

Resource	Utilization	Available	Utilization %
LUT	19	63400	0.03
Ю	15	210	7.14



Maximum Combinational Delay and Used LUTs for 4 circuit

Using Carry Lookahead Addder is better in terms of delay and used LUT number.

	Maximum Cumb. delay	LUT
4 bit RCA	15.702	ાબ
8 bil RCA	24. 115	34
CLA LIbit	14.121	16
Add-Sulo	(5. 800	19