
DIC L24: Interconnect (2)

Sung-Min Hong (smhong@gist.ac.kr)

Semiconductor Device Simulation Lab.
School of Electrical Engineering and Computer Science
Gwangju Institute of Science and Technology


6.1. Introduction (1)

- Wire geometry
 - Pitch = w + s
 - Aspect ratio (AR) = $\frac{t}{w}$
 - Older processes had AR << 1.
 - Modern processes have AR \approx 2.




6.1. Introduction (2)

Example: Intel metal stacks



1	μm	



Fig

Dielectric

Material

Low k

Polymer

 SiO_2

Layer

Metal 1

Metal 2

Metal 3

Metal 4

Metal 5

Metal 6

Metal 7

Metal 8

Metal 9

Pitch

(nm)

160

160

160

240

280

360

560

810

30.5µm

Thick

144

144

144

216

252

324

504

720

7µm

(nm)

Aspect

1.8

1.8

1.8

1.8

1.8

1.8

1.8


0.4

Ratio

(Equivalent to Table 6.1)

6.2. Interconnect modeling (1)

- Lumped element models
 - A wire is a distributed circuit with a resistance and capacitance per unit length.



6.2. Interconnect modeling (2)

Wire resistance

Resistance

$$R = \frac{\rho}{t} \frac{l}{w}$$
 Eq. (6.1)

With the sheet resistance

$$R = R_{\Box} \frac{l}{w}$$
 Eq. (6.2)




Fig. 6.6

6.2. Interconnect modeling (3)

Wire resistance

Resistance

$$R = \frac{\rho}{t} \, \frac{l}{w}$$

With the sheet resistance

$$R = R_{\square} \frac{l}{w}$$

- Example 6.1
 - Sheet resistance of $0.1 \Omega/_{\square}$
 - 0.125 µm wide and 1 mm long




Fig. 6.6

6.2. Interconnet modeling (4)


Al versus Cu

Dual damascene process

Metal	Bulk resistivity (μΩ • cm)	
Silver (Ag)	1.6	
Copper (Cu)	1.7	
Gold (Au)	2.2	
Aluminum (Al)	2.8	
Tungsten (W)	5.3	
Titanium (Ti)	43.0	

Table 6.2

(Cheng et al., "Copper metal for semiconductor interconnects")



6.2. Interconnect modeling (5)

Wire capacitance

– Parallel plate equation,
$$C = \epsilon_{ox} \frac{A}{d}$$

$$C_{total} = C_{top} + C_{bot} + 2C_{adj}$$

$$\approx \epsilon_0 l \left[2k_{vert} \frac{w}{h} + 2k_{horiz} \frac{t}{s} \right] + C_{fringe}$$

$$\downarrow h_2$$

$$\downarrow t$$

$$\downarrow h_2$$

$$\downarrow t$$

$$\downarrow h_1$$


$$\downarrow C_{bot}$$

$$\downarrow C_{adj}$$
layer n-1

GIST Lecture on December 5, 2019

6.2. Interconnect modeling (6)

- M2 capacitance data (180 nm process)
 - Typical dense wires have
 - $\sim 0.2 \text{ fF/}\mu\text{m}.$
- In practice,
 - The layers above and below the conductor of interest are neither solid planes nor totally empty.






Fig. 6.12

6.3. Interconnect impact (1)

• Example 6.3

- Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 1 mm wire. (It was considered in Example 6.1.)
- The wire capacitance is 0.2 fF/μm.
- The unit-sized NMOSFET has R = 10 $k\Omega$ and C = 0.1 fF.

