
DIC L19: Delay (7) DIC L20: Power (1)

Sung-Min Hong (smhong@gist.ac.kr)

Semiconductor Device Simulation Lab.
School of Electrical Engineering and Computer Science
Gwangju Institute of Science and Technology

4.4. Linear delay model (7)


Example 4.10



- Logical Effort: g = 1
- Electrical Effort: h = 4
- Parasitic Delay: p = 1
- Stage Delay: d = 5
- When $\tau = 3RC = 3$ ps, the total delay is 15 ps.

4.4. Linear delay model (8)


• Example 4.11



- Logical Effort: g = 1
- Electrical Effort: h = 1
- Parasitic Delay: p = 1
- Stage Delay: d = 2
- Frequency: $f_{osc} = 1/(2*N*d) = 1/4N$

4.5. Logical effort of paths (1)

- Multistage logic networks
 - Logical effort is independent of size.
 - Electrical effort depends on sizes.



– Some metrics for the path as a whole?

4.5. Logical effort of paths (2)

- Multistage logic networks
 - Logical effort is independent of size.
 - Electrical effort depends on sizes.
- Path logical effort

$$G = \prod g_i$$

Eq. (4.32)

Path electrical effort

$$H = \frac{C_{out-path}}{C_{in-path}}$$

Eq. (4.33)

Path effort

$$F = \prod f_i = \prod g_i h_i$$
 Eq. (4.34)

4.5. Logical effort of paths (3)

• With the branching effort, B,

$$F = GBH$$

Eq. (4.37)

Path effort delay

$$D_F = \sum f_i$$

Path parastic delay

$$P = \sum p_i$$

Eq. (4.38)


Path delay

$$D = \sum d_i = D_F + P$$

4.5. Logical effort of paths (4)

Paths that branch

$$G = 1$$
 $H = 90 / 5 = 18$
 $GH = 18$
 $h_1 = (15 + 15) / 5 = 6$
 $h_2 = 90 / 15 = 6$
 $F = g_1g_2h_1h_2 = 36 = 2GH$



- It's not difficult to evaluate F.
 - Even without specific sizes, we can do it!
 - It means that F is fixed.

Fig. 4.30

4.5. Logical effort of paths (5)

- Important observation
 - We want to make D_F (a sum of f_i 's) small.
 - But, F (a product of f_i 's) is fixed.
- Assume N stages.
- Inequality of arithmetic and geometric means

$$f_1 + f_2 + \dots + f_N \ge N \sqrt[N]{f_1 f_2 \dots f_N}$$

- The equality holds if and only if $f_1 = f_2 = \cdots = f_N$.
- Therefore, the minimum value of D_F is given by

$$D_F = N \sqrt[N]{F}$$

4.5. Logical effort of paths (6)

The minimum delay


$$D = NF^{1/N} + P$$

Eq. (4.40)

- This is a key result of logical effort.
- It shows that:
 - The minimum delay of the path can be estimated knowing only the number of stages (N), path effort (F = GBH), and parasitic delays (P) without the need to assign transistor sizes.
- When the stage effort is given as $\hat{f} = F^{1/N}$,
 - The transistor size can be determined to satisfy $\hat{f} = gh = g\frac{c_{out}}{c_{in}}$.
 - Working backward!

4.5. Logical effort of paths (7)

• Example 4.13



4.5. Logical effort of paths (8)

Example 4.14

$$D = N(64)^{1/N} + N$$




Fig. 4.33

5.1. Introduction (1)

Definitions

Instanteneous power

$$P(t) = I(t)V(t)$$

Eq. (5.1)

Energy

$$E = \int_{0}^{T} P(t)dt$$

Eq. (5.2)

Average power

$$P_{avg} = \frac{E}{T} = \frac{1}{T} \int_{0}^{T} P(t)dt$$

Eq. (5.3)

5.1. Introduction (2)


- Charging a capacitor
 - Energy stored in the capacitor

$$\int_{0}^{\infty} I(t)V_{out}(t)dt = \frac{1}{2}C_{L}V_{DD}^{2}$$

The energy delivered from the power supply


$$\int_{0}^{\infty} I(t)V_{DD}dt = C_{L}V_{DD}^{2}$$

- Half of the energy from V_{DD} is dissipated in the PMOS transistor as heat.



5.1. Introduction (3)

Switching waveforms



5.1. Introduction (4)

- Average power dissipation
 - When a gate is

$$P_{switching} = \frac{CV_{DD}^2}{T} = CV_{DD}^2 f_{sw}$$

- Most gates do not switch every clock cycle.
 - Let $f_{sw} = \alpha f$, where α is the activity factor.
 - Then, the dynamic power is written as

$$P_{switching} = \alpha C V_{DD}^2 f$$