
DIC L16: Delay (4)

Sung-Min Hong (smhong@gist.ac.kr)

Semiconductor Device Simulation Lab.
School of Electrical Engineering and Computer Science
Gwangju Institute of Science and Technology

4.3. RC delay model (4)

• Example 4.2



GIST Lecture on November 12, 2019

4.3. RC delay model (5)

- First-order RC circuit
 - Its output voltage follows

$$V_{out}(t) = V_{DD} \exp\left(-\frac{t}{RC}\right)$$
 Eq. (4.7)

Then, the propagation delay becomes

$$t_{pd} = RC \ln 2$$

Eq. (4.8)

Eq. (4.11)

Second-order RC circuit

$$V_{out}(t) = V_{DD} \frac{\tau_1 e^{-t/\tau_1} - \tau_2 e^{-t/\tau_2}}{\tau_1 - \tau_2}$$

How about general RC tree circuits?

4.3. RC delay model (6)

- Example 4.4
 - Estimate for a "unit" inverter (PMOS width:NMOS width=2:1 & minimum length) driving m identical "unit" inverters.
 - Effective R (same for NMOS and PMOS)
 - Capacitance is (3+3m)C.

$$t_{pd} = (3 + 3m)RC$$

- Example 4.5
 - When the driver is w times unit size,

$$t_{pd} = \left(3 + 3\frac{m}{w}\right)RC$$

4.3. RC delay model (7)

- Example 4.4
 - A simple single time constant approximation

$$t_{pd} \approx \sum_{\text{nodes } i} R_{i-to-source} C_i$$
 Eq. (4.14)
$$= R_1 C_1 + \left(R_1 + R_2\right) C_2 + \dots + \left(R_1 + R_2 + \dots + R_N\right) C_N$$


$$R_1 \quad R_2 \quad R_3 \quad R_N$$


$$C_1 \quad C_2 \quad C_3^{\circ \circ \circ} \quad C_N$$


GIST Lecture on November 12, 2019

4.3. RC delay model (8)

Example 4.7 (h identical NANDs)








GIST Lecture on November 12, 2019

4.3. RC delay model (9)

- Delay components
 - Parasitic delay
 - 9 or 12 RC
 - Independent on load
 - Effort delay
 - 5*h* RC
 - Proportional to load capacitance

4.3. RC delay model (9)

- Layout dependence of capacitance
 - Good layout minimizes the diffusion area.



4.4. Linear delay model (1)

- Delay in a logic gate
 - Express delays in process-independent unit

$$d = \frac{t_{pd}}{\tau} = \frac{t_{pd}}{3RC}$$

Eq. (4.15)

– Delay has two components:

$$d = f + p$$

Eq. (4.20)

Effort delay

$$f = gh$$

Eq. (4.21)

- Logical effort, g
 - $g \equiv 1$ for inverter

4.4. Linear delay model (2)

- Delay in a logic gate (continued)
 - Electrical effort

$$h = \frac{C_{out}}{C_{in}}$$

Eq. (4.22)

- Ratio of output to input capacitance
- Parasitic delay, p
 - Represents delay of gate driving no load
 - Set by internal parasitic capacitance

4.4. Linear delay model (3)

Normalized delay versus fanout

