
DIC L24: Interconnect (2)

Sung-Min Hong (smhong@gist.ac.kr)

Semiconductor Device Simulation Lab.
School of Electrical Engineering and Computer Science
Gwangju Institute of Science and Technology

6.1. Introduction (1)

- Wire geometry
 - Pitch = $w + s$
 - Aspect ratio (AR) = $\frac{t}{w}$
 - Older processes had $AR \ll 1$.
 - Modern processes have $AR \approx 2$.





Fig. 6.1

6.1. Introduction (2)

- Example: Intel metal stacks

Layer	Dielectric Material	Pitch (nm)	Thick (nm)	Aspect Ratio
Metal 1	Low k	160	144	1.8
Metal 2	Low k	160	144	1.8
Metal 3	Low k	160	144	1.8
Metal 4	Low k	240	216	1.8
Metal 5	Low k	280	252	1.8
Metal 6	Low k	360	324	1.8
Metal 7	Low k	560	504	1.8
Metal 8	SiO ₂	810	720	1.8
Metal 9	Polymer	30.5μm	7μm	0.4

(Equivalent to Table 6.1)



1 μm




Fig. 6.2

6.2. Interconnect modeling (1)

- Lumped element models
 - A wire is a distributed circuit with a resistance and capacitance per unit length.




Fig. 6.5

6.2. Interconnect modeling (2)

- Wire resistance

- Resistance

$$R = \frac{\rho}{t} \frac{l}{w} \quad \text{Eq. (6.1)}$$

- With the sheet resistance

$$R = R_{\square} \frac{l}{w} \quad \text{Eq. (6.2)}$$




Fig. 6.6

6.2. Interconnect modeling (3)

- Wire resistance

- Resistance

$$R = \frac{\rho}{t} \frac{l}{w}$$

- With the sheet resistance

$$R = R_{\square} \frac{l}{w}$$

- Example 6.1

- Sheet resistance of $0.1 \Omega/\square$
- $0.125 \mu\text{m}$ wide and 1 mm long




Fig. 6.6


6.2. Interconnect modeling (4)

- Al versus Cu
 - Dual damascene process

Metal	Bulk resistivity ($\mu\Omega \cdot \text{cm}$)
Silver (Ag)	1.6
Copper (Cu)	1.7
Gold (Au)	2.2
Aluminum (Al)	2.8
Tungsten (W)	5.3
Titanium (Ti)	43.0

Table 6.2

(Cheng et al., “Copper metal for semiconductor interconnects”)



6.2. Interconnect modeling (5)

- Wire capacitance

- Parallel plate equation, $C = \epsilon_{ox} \frac{A}{d}$

$$C_{total} = C_{top} + C_{bot} + 2C_{adj}$$

$$\approx \epsilon_0 l \left[2k_{vert} \frac{w}{h} + 2k_{horiz} \frac{t}{s} \right] + C_{fringe}$$

Eq. (6.9)




Fig. 6.11

6.2. Interconnect modeling (6)

- M2 capacitance data (180 nm process)
 - Typical dense wires have $\sim 0.2 \text{ fF}/\mu\text{m}$.
- In practice,
 - The layers above and below the conductor of interest are neither solid planes nor totally empty.




Fig. 6.12

6.3. Interconnect impact (1)

- Example 6.3
 - Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 1 mm wire. (It was considered in Example 6.1.)
 - The wire capacitance is $0.2 \text{ fF}/\mu\text{m}$.
 - The unit-sized NMOSFET has $R = 10 \text{ k}\Omega$ and $C = 0.1 \text{ fF}$.
 - Calculate the Elmore delay.




Fig. 6.14