{"payload":{"header_redesign_enabled":false,"results":[{"id":"222812191","archived":false,"color":"#b2b7f8","followers":24,"has_funding_file":false,"hl_name":"hibagus/64pointFFTProcessor","hl_trunc_description":"Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":222812191,"name":"64pointFFTProcessor","owner_id":9344035,"owner_login":"hibagus","updated_at":"2020-05-20T00:56:48.522Z","has_issues":true}},"sponsorable":false,"topics":["signal-processing","fast-fourier-transform","digital-signal-processing","vlsi-physical-design","fpga-accelerator","vlsi-design","vlsi-project"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahibagus%252F64pointFFTProcessor%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/hibagus/64pointFFTProcessor/star":{"post":"smWpUXxFFee0KZx7kyJSBQkY9rv-U7N32xGgNj_Usia1QTerj9Np3SkNCneisfxw0MJWrx0eTbiZzNGYZlweQA"},"/hibagus/64pointFFTProcessor/unstar":{"post":"pxJgVuH64QLFI3720_Ppws5e9zApVOh0GXyDDMqSA8fnno19mvAct3Cdl8Bl53ZqTUzPac-THzoOHk6k4F93Dw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"YJkUV7FMe6Bextd8XU20J8IZkEqXOPcLaKOHl2R_9Po8msySi2OpR2wKRTjO80dX4zPns72owebTQupHfOU9Pg"}}},"title":"Repository search results"}