

# MIPS32\_RISC

This **Verilog module** simulates a **5-stage pipelined MIPS32 processor**, a classic RISC design. It models key features such as:

- Instruction and data memory
  - Register bank
  - ALU
  - Pipeline registers between stages
  - Hazard control (basic branch handling)
  - Two-phase clocking (clk1, clk2) for alternating pipeline stages
- 

## MIPS32 Instruction Set and Architecture

- **32-bit processor:** Each instruction and register is 32 bits wide.
  - **Registers:** 32 general-purpose registers (R0–R31)
    - R0 is set to **0**
  - **Memory:** Word-addressable (each address points to a 32-bit word)
  - **Instruction Types:**
    - **R-type:** All operands are registers (e.g., ADD, SUB)
    - **I-type:** Uses immediate values or memory addresses (e.g., LW, SW, ADDI)
    - **J-type:** Used for jumps (e.g., J)
  - **No flags:** Condition evaluation is done through registers
-

## Instruction Set in Code :

Type	Instructions
<b>R-type</b>	ADD, SUB, AND, OR, MUL, SLT
<b>I-type</b>	ADDI, SUBI, SLTI, LW, SW
<b>Branch</b>	BEQZ, BNEQZ
<b>Jump</b>	J (not implemented explicitly in code)
<b>Misc.</b>	HLT

---

## Instruction Cycle (Pipeline Stages)

Each instruction flows through **five pipeline stages**, each performing a distinct task:

---

### 1. IF – Instruction Fetch (Clock: c1k1)

- Fetches the instruction from memory using the current **PC** (Program Counter)
- Increments PC by 1 (next instruction address)
- Saves the instruction and next PC in pipeline registers: IF\_ID\_IR, IF\_ID\_NPC

#### Branch Handling:

If a branch is taken (determined in MEM stage), PC is updated to the target address, and next instruction is fetched from that address.

---

### 2. ID – Instruction Decode / Register Fetch (Clock: c1k2)

- Decodes the opcode and instruction fields (rs, rt, rd, immediate)
- Fetches operands from the **register file**:

- $rs \rightarrow ID\_EX\_A$
- $rt \rightarrow ID\_EX\_B$
- Sign-extends 16-bit immediate to 32 bits  $\rightarrow ID\_EX\_Imm$
- Classifies instruction type (RR\_ALU, RM\_ALU, LOAD, etc.) using opcode

Stores decoded info in the  $ID\_EX\_*$  pipeline registers.

---

### 3. EX – Execute / Effective Address Calculation (Clock: $clk1$ )

- Performs the actual computation:
  - **R-type**: ALU operates on  $ID\_EX\_A$  and  $ID\_EX\_B$
  - **I-type**: ALU operates on  $ID\_EX\_A$  and  $ID\_EX\_Imm$
  - **LOAD/STORE**: Computes memory address:  $base + offset$
  - **BRANCH**: Computes target PC address ( $NPC + offset$ ) and condition

Results and control signals are saved into  $EX\_MEM\_*$  pipeline registers.

---

### 4. MEM – Memory Access / Branch Completion (Clock: $clk2$ )

- **LOAD**: Reads data from memory  $\rightarrow MEM\_WB\_LMD$
- **STORE**: Writes data to memory ( $Mem[address] = EX\_MEM\_B$ ) — **only if branch not taken**
- For branches, if condition is true, the processor updates PC and sets  $TAKEN\_BRANCH$  to cancel following instructions.

Results go into  $MEM\_WB\_*$  registers.

---

## 5. WB – Register Write-Back (Clock: c1k1)

- Writes back results to registers
- Result may or may not come from ALU/ Memory system.

Write-back is **cancelled** if a branch was just taken (`TAKEN_BRANCH == 1`) to prevent invalid writes.

---

## Features :

### Two-Phase Clocking

- Alternates pipeline stages:
  - c1k1: IF, EX, WB
  - c1k2: ID, MEM
- Allows the stages to operate efficiently without overlapping too much.

### Branch Handling (TAKEN\_BRANCH)

- Simple branch prediction: only resolves branch in MEM stage.
- If a branch is taken, the next few instructions are flushed or ignored to avoid incorrect execution.

### HALT Instruction

- Stops pipeline after reaching WB stage
  - HALTED flag is set, and no further instructions are fetched or processed.
-