# **BROOK+ SAMPLE**

## **Bitonic Sort**

### 1 Introduction

Sorting is a fundamental problem in computing. We illustrate a parallel bitonic sort on an ATI Stream processor using Brook+. A bitonic sort is a data-independent sorting algorithm, where the order of comparison operations does not depend on the input. This makes it a candidate for acceleration by data-parallel implementation.

A *bitonic sequence* is a juxtaposition of two monotonic sequences: one ascending, the other descending. It remains bitonic if it is split anywhere and the two parts are interchanged<sup>1</sup>. Alternatively, a sequence of numbers is bitonic if it has at most one local maximum or one local minimum.

A one-dimensional comparator network,  $B_n$ , for a list of n elements, where  $n \in N$ , can be defined as a sequence of comparison operations. For example, define  $B_n$  as the following sequence of comparisons:  $B_n = [0:n/2][1:n/2+1]...[n/2-1:n-1]$ .

Comparator Network shows a diagram of  $B_n$  for n = 8.




Figure 1

Figure 1 Comparator Network  $B_n$  for n = 8

If  $a = a_0, a_1, \ldots, a_n$  is a bitonic sequence, then the application of  $B_n$  to a produces two subsequences:  $b = b_0, b_1, \ldots, b_{n/2-1}$ , and  $c = c_0, c_1, \ldots, c_{n/2-1}$  so that all  $b_i \le all c_i$  and both b and c are bitonic sequences. This forms the basis of an iterative algorithm for a bitonic sort.

<sup>&</sup>lt;sup>1</sup>Batcher, K.E.: "Sorting Networks and their Applications". *Proc. AFIPS Spring Joint Comput. Conf.*, Vol. 32, 307-314 (1968).

## 2 Bitonic Sorting with Brook+

Figure 2 The bitonic sorting network used for the Brook+ implementation is made up of log(n) stages, the input array.

shows the process diagrammatically.




Figure 2 Bitonic Sorting Based on the Bn Comparator Networks (Input Sequence a has Length 8 and Requires log(8) = 3 Stages for Sorting)

#### Figure 2

In **Figure 2**, the span of each arrow shows the elements that are compared; the direction indicates whether to sort in ascending or descending order. The *i*th stage is composed of *i* steps, and each step is an application of the comparator network, **Bn**. At the end of stage *i*, every sub-sequence of length 2<sup>*i*</sup> is sorted. During the first stage, sub-sequences of length 2 are sorted alternately in ascending and descending order. At the end of stage 1, **a(0-1)** and **a(4-5)** are sorted in ascending order, whereas **a(2-3)** and **a(6-7)** are sorted in descending order. Note that this results in two sub-sequences of length 4 each (**a(0-3)** and **a(4-7)**) both of which are bitonic. These bitonic sub-sequences are the input to the next stage.

Contact

Advanced Micro Devices, Inc. One AMD Place

P.O. Box 3453

Sunnyvale, CA, 94088-3453

Phone: +1.408.749.4000

For Stream Computing: URL: www.amd.com/stream

Questions: streamcomputing@amd.com

 ${\bf Developing: stream developer@amd.com}$ 

Forum: www.amd.com/streamdevforum



The contents of this document are provided in connection with Advanced Micro Devices, inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. The information contained herein may be of a preliminary or advance nature and is subject to change without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

#### Copyright and Trademarks

© 2009 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, ATI, the ATI logo, Radeon, FireStream, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other names are for informational purposes only and may be trademarks of their respective owners.