

# **Design verification report**

Design name: 2204\_RMIT\_80040\_AN800\_v2.gds

Submission date: 29/10/2025 Reviewer: Emmanuel Gooskens

Summary of report: Design violations / errors present - resubmission required

| No. | Status description  | Current Status |
|-----|---|----------------|
| 1   | Design is accepted for production with no violations  |                |
| 2   | Design is accepted for production with Ligentec-accepted violations.                          |                |
| 3   | Design violations / errors present - resubmission required                                    | Х              |
| 4   | Design is accepted for production with waived violations by the customer (see waiver section) |                |

Following the submission of your design, LIGENTEC is providing you with information regarding design rule violations, design submission violations and other errors present on the submitted design. Attached to this report is the DRC output file please see the end of this report for instructions on how to use this file.

It is important to keep in mind that the design rules are there to ensure your design has the best chance of success. By ensuring your design is free from all violations gives you protection against low yield and increases the reliability of the design. LIGENTEC advises that all violations are corrected, regardless of the severity.

### Violations fall into two categories:

- Design rule check (DRC) violations These are violations found using our DRC script, this will check that the geometric properties of your design follow our design rules, it does not check circuit functionality.
- Design submission check (DSC) violations These are violations of the rules we have in place to ensure your design is compatible with our process. DSC violations will not appear in the output file attached to this report.

#### Each violation has a related severity:

 Fatal - This violation must be corrected either because it will cause issues to our process or because the yield will be so low it would not make sense.

# LIGENTEC

- Critical This violation will cause unpredictable yield and reliability hazards. LIGENTEC will not compensate you for any yield loss and manufacture is entirely at your own risk.
- Warning Correction is advisable.

## **DRC** violations

| Rule                              | Description                                  | Severity | Comments  |
|-----------------------------------|--|----------|---|
| 2.0<br>DRC.X1PSpacin<br>g         | X1P spacing must be >= 0.3 μm.               | Critical | Please fix all spacing violations. Check the DRC FAQ document for more details. # violations: 15356 |
| 2.0<br>DRC.X1PSpacin<br>g_WARNING | X1P spacing must be >= 0.3 μm.               | Warning  | Recommended to check<br>these results for possible<br>design mistakes.<br># violations: 45900       |
| 32.0<br>DRC.P1PSpacin<br>g        | P1P spacing must be >= 1.2 μm.               | Fatal    | Please fix all spacing violations. # violations: 53   |
| 33.0<br>DRC.P1PMinAre<br>a        | P1P-polygon minimum area must be >= 3.61µm2. | Critical | Please fix all violations. # violations: 4  |



## **DSC** violations

| Rule                                       | Description  | Severity | Comments |
|--|--|----------|----------|
| 200<br>DSC.FileRead<br>able                | File must be readable by<br>Klayout  | Passed   |          |
| 201<br>DSC.Multiple<br>TopCells            | Layout cannot have multiple topcells   | Passed   |          |
| 202<br>DSC.TopcellN<br>ame                 | TopCell name (TOP) must be changed to TOP.   | Passed   |          |
| 204<br>DSC.Databas<br>eUnit                | Database unit (grid) must be 0.001 um  | Passed   |          |
| 205<br>DSC.OriginCh<br>eck                 | The origin must be placed at the lower-left boundary of the design (lower left of the CSL) | Passed   |          |
| 206<br>DSC.Forbidde<br>nLayers             | Only the layers specified by LIGENTEC can be present on the design                         | Passed   |          |
| 207<br>DSC.CSL/CH<br>S missing             | Both the CHS and CSL layers must be present on the design                                  | Passed   |          |
| 208<br>DSC.DieSizeE<br>rror                | The dimensions of the die do not match with the ones agreed.                               | Passed   |          |
| 210<br>DSC.EmptyC<br>ellError              | Empty cells should be removed.   | Passed   |          |
| 209<br>DSC.Degener<br>ateBoundaryE<br>rror | Zero-area shapes are not allowed.  | Passed   |          |
| 212  | Cell name is not in the library.   | Passed   |          |



| DSC.BlackBo<br>xErrorName               |   |        |  |
|---|---|--------|--|
| 213<br>DSC.BlackBo<br>xDimensions       | Cell center/width/height does not match with BB.          | Passed |  |
| 214<br>DSC.BlackBo<br>xPinLocations     | Pins locations do not match with the BB.                  | Passed |  |
| 215<br>DSC.BlackBo<br>xModified         | A black box seems to be modified on customer side.        | Passed |  |
| DSC.Name of<br>the cell is too<br>long. | Name of the cell cannot contain more than 100 characters. | Passed |  |
| 217<br>DSC.P1+layer<br>s                | Are all expected P1+ layers present?                      | Passed |  |
| 216 DSC.BBR verification.               | The BB replacement did not work as expected.              | Passed |  |

LIGENTEC design comments:



## Waivers:

The following DRC and foundry violations are waived by the customer:

| Rule | Description | Severity |
|------|-------------|----------|
|      |             |          |
|      |             |          |
|      |             |          |
|      |             |          |
|      |             |          |


# **Customer Signature:**

Name/Department/Date



### Instruction on viewing the DRC output file

- 1. Open your original layout file in KLayout
- 2. Go to Tools>Marker Browser
- 3. This will open the Marker Database Browser



- 4. Click on File>Open and select the DRC.results file provided by LIGENTEC
- 5. The results are then displayed in the Marker Database Browser
- 6. The violations can be displayed by cell or violation type. By clicking on one of the violations, the layout viewer will highlight that violation.

