

**December 2025**

# **GROUP 2: LOW POWER TWO-STAGE OTA DESIGN**


---

**Yoon Sheen, Hieu Nguyen, Baotong Shi**

# OTA Design Overview

		Requirements
Power supply		1.8 V
Minimum MOSFET channel length		0.18 $\mu\text{m}$
Minimum MOSFET channel width		0.18 $\mu\text{m}$
Static settling error		$\leq 0.1\%$
Dynamic settling error		$\leq 0.1\%$
Capacitive load		$C_1=C_2, C_L \geq 1 \text{ pF}$
Output common mode voltage		0.9 V
Minimum output swing		[0.3, 1.5] V
Phase margin		$> 60^\circ$
Settling time	Going up	$< 45 \text{ ns}$
	Going down	$< 45 \text{ ns}$
CMRR at DC		$> 65 \text{ dB}$
PSRR at DC		$> 65 \text{ dB}$
Current mirror ratios		$\leq 10$
Total output noise (RMS value)		$\leq 300 \text{ }\mu\text{V}$
Total power consumption		<b>Minimize</b>

Target specifications



OTA for switched cap amplifier

- 1. Topology selection
- 2. Device & component sizing
- 3. Power optimization
- 4. Results

Presentation summary

# Topology Selection

		Requirements
Power supply		1.8 V
Minimum MOSFET channel length		0.18 $\mu\text{m}$
Minimum MOSFET channel width		0.18 $\mu\text{m}$
Static settling error		<b><math>\leq 0.1\%</math></b>
Dynamic settling error		$\leq 0.1\%$
Capacitive load		$C_1=C_2, C_L \geq 1 \text{ pF}$
Output common mode voltage		0.9 V
Minimum output swing		<b>[0.3, 1.5] V</b>
Phase margin		$> 60^\circ$
Settling time	Going up	$< 45 \text{ ns}$
	Going down	$< 45 \text{ ns}$
CMRR at DC		$> 65 \text{ dB}$
PSRR at DC		$> 65 \text{ dB}$
Current mirror ratios		$\leq 10$
Total output noise (RMS value)		$\leq 300 \text{ uV}$
Total power consumption		<b>Minimize</b>

Target specifications

## Gain requirements

$$\epsilon_0 = \left| \frac{1}{T_0} \right| = \left| \frac{1}{\beta A_v} \right| \Rightarrow A_v \geq 2500 = 68 \text{ dB}$$

$g_m r_o \cong 20 \sim 500$  for 180nm process

Need either cascode or two-stage for high gain  $A_v \propto (g_m r_o)^2$

## Output swing requirements


Folded cascode:  $[2V_{ov}, V_{DD} - 2V_{ov}]$

Two-stage:  $[V_{ov}, V_{DD} - V_{ov}]$

$V_{ov} \cong 100 \sim 200 \text{ mV}$

**Go with two-stage design**

# Select Gain Distribution



Two-stage OTA with PMOS input pair

$$A_{v,tot} = A_{v1}A_{v2} \geq 68 \text{ dB}$$

How do we select  $A_{v1}$  and  $A_{v2}$ ?

Large  $A_{v1}$  is good for noise

But large  $A_{v1}$  requires large  $C_{gg1}$


$$\beta = \frac{C_f}{C_s + C_f + C_{gg1}} \text{ might get low}$$

**Settle with**  $A_{v1} : A_{v2} \cong 1 : 1$

$$A_{v1} = A_{v2} = 34 \text{ dB} \cong 50$$

# $g_m/I_D$ Based Device Sizing

If we know  $g_m/I_D$ ,  $A_v$ , and  $I_D$ ,  
we can size all devices




Two-stage OTA  $g_m/I_D$  selection

- : Driver devices,  
high  $g_m/I_D = 20\text{ S/A}$
- : Current mirror,  
moderate  $g_m/I_D = 10\sim 15\text{ S/A}$
- : Active load,  
(aim) moderate  $g_m/I_D = 10\sim 15\text{ S/A}$

$A_v, g_m/I_D \Rightarrow g_m/g_{ds}$  plot  $\Rightarrow$  L obtained  
 $L, g_m/I_D, I_D \Rightarrow I_D/W$  plot  $\Rightarrow$  W obtained

**How to select  $I_D$ ?**

# Current Budget for Speed



$V_{out}$  must settle from  
0.9 to 1.5 V in  $t_s \leq 45 \text{ ns}$

Assume 1/3 slew, 2/3 linear  
 $\Rightarrow t_{slew} = 15 \text{ ns} \Rightarrow SR \geq 30 \text{ V}/\mu\text{s}$

**Slew rate requirement**

$$SR_+ = \frac{I_{load} - I_{tail}}{C_L} \Rightarrow I_{load} \geq I_{tail} + 30 \mu\text{A}$$

**Bandwidth requirement**

Assume  $C_c \cong 0.5C_L = 500 \text{ fF}$

$$\Rightarrow I_{tail} \geq \frac{-\ln(\epsilon_0) C_c}{10 \beta t_{linear}} \cong 30 \mu\text{A}$$

**Set  $I_{tail} = 30 \mu\text{A}$ ,  $I_{load} = 60 \mu\text{A}$  to begin with**



# Power Optimization

## Stability requirement

$\omega_{p2,T} \geq 2.2 * \omega_{c,T}$  for phase margin

$$\Rightarrow \frac{g_{m2}}{C_L} \geq 2.2 \frac{\beta g_{m1}}{C_c} \cong \frac{g_{m1}}{C_c}$$

$$\Rightarrow \frac{I_2}{C_L} \geq \frac{I_1}{C_c}, \quad \text{for } \frac{g_{m1}}{I_{D1}} = \frac{g_{m2}}{I_{D2}} = 20$$

$$\Rightarrow \frac{I_{load}}{C_L} \geq 0.5 \frac{I_{tail}}{C_c}$$

The ratio of  $I_{tail}$  and  $C_c$  determines speed and stability

**$I_{tail}$  can be decreased, if  $C_c$  also decreased (until noise limit)**

## Noise requirement


$$V_{n,out1}^2 \propto \frac{1}{C_c} \left( 1 + \frac{g_{m3}}{g_{m1}} \right)$$

*Output referred noise from stage 1*

## Power optimization process

1. For a given  $C_L$ , select  $I_{load}$
2. Decrease  $I_{tail}$  and  $C_c$  as much as possible, until noise limit
3. Noise limit around  $C_c = 200 \sim 300 \text{ fF}$
4. If specs met with wide margins, redesign with lower  $I_{load}$

# Finalized Design



Device sizing, bias voltage and current


signal	OP("/V0" "??")
i	-68.36u
pwr	-123.1u
v	1.8

OTA power consumption

$$P_{tot} = 123.1\text{ }\mu\text{W}$$




# Closed-Loop Gain






# Loop Gain



$PM = 180 + \phi = 72^\circ$




# Output Swing





TEXAS ENGINEERING


# Input Common-Mode Range




ICMR: [0.33, 1.19] V

TEXAS ENGINEERING

# CMRR and PSRR




CMRR = 77.5 dB



PSRR = 76.5 dB



# Settling Time ( $V_{in}$ Going Up, $V_{out}$ Going Down)



$$\text{static } \epsilon_0 = \frac{|V_{ideal} - V_{stable}|}{|V_{ideal} - 0.9|}$$

$$= \frac{|300.374 - 300|}{|300 - 900|} = \mathbf{0.062\%}$$

$$\text{dynamic } \epsilon_0 = \frac{|V_{stable} - V_{out}|}{|V_{stable} - 0.9|}$$


$$= \frac{|300.37458 - 299.79888|}{|300.37458 - 900|}$$

$$= \mathbf{0.096\%}$$

$V_{out}$  vs.  $t$



# Settling Time ( $V_{in}$ Going Down, $V_{out}$ Going Up)



$$\text{static } \epsilon_0 = \frac{|V_{ideal} - V_{stable}|}{|V_{ideal} - 0.9|}$$

$$= \frac{|1.5 - 1.4995684|}{|1.5 - 0.9|} = \mathbf{0.072\%}$$

$$\text{dynamic } \epsilon_0 = \frac{|V_{stable} - V_{out}|}{|V_{stable} - 0.9|}$$

$$= \frac{|1.4995684 - 1.4993087|}{|1.4995684 - 0.9|}$$

$$= \mathbf{0.043\%}$$




# Noise Spectrum and Summary

Noise Response

Name Vis

output noise; V / sqrt(Hz)



1

Device	Param	Noise Contribution	% Of Total
/I3/M1a	id	2.37755e-08	26.64
/I3/M3b	id	1.90028e-08	21.29
/I3/M1b	id	1.81885e-08	20.38
/I3/M3a	id	1.59356e-08	17.86
/I3/R0	rn	5.08004e-09	5.69
/I3/M2	id	3.40346e-09	3.81
/I3/M4	id	1.48423e-09	1.66
/I3/M6	id	7.10122e-10	0.80
/I3/M5	id	5.33665e-10	0.60
/I3/M1a	fn	4.68757e-10	0.53

Integrated Noise Summary (in V^2) Sorted By Noise Contributors  
Total Summarized Noise = 8.92379e-08  
No input referred noise available  
The above noise summary info is for noise data

$$V_{n,out} = \sqrt{8.92379 \times 10^{-8}} = 299 \mu V$$

# Result Summary

		Specs	Our Result
Values for $C_1$ , $C_2$ , and $C_L$			$C_1=C_2=100\text{ fF}$ , $C_L = 1\text{ pF}$
Static settling error		$\leq 0.1\%$	0.062% (0.3 V), 0.072% (1.5 V)
Dynamic settling error		$\leq 0.1\%$	0.096% (0.3 V), 0.043% (1.5 V)
Output swing		[0.3, 1.5]	[0.23, 1.55]
Input common-mode range			[0.33, 1.19]
OTA open-loop DC small-signal gain ( $A_{dm}$ )			70.9 dB
Loop gain at low-frequency ( $\beta \cdot A_{dm}$ )			64.2 dB
Loop gain unity gain frequency			29 MHz
Loop gain phase margin		$> 60^\circ$	$72^\circ$
Settling time	Up	$< 45\text{ ns}$	44.7 ns
	Down	$< 45\text{ ns}$	41.3 ns
CMRR at DC		$> 65\text{ dB}$	77.5 dB
PSRR at DC		$> 65\text{ dB}$	76.5 dB
Total output noise (RMS value)		$\leq 300\text{ }\mu\text{V}$	299 $\mu\text{V}$
Power consumption			<b>123.1 <math>\mu\text{W}</math></b>

TEXAS ENGINEERING

Q&A

# THANK YOU.

- Hieu Nguyen
- Yoon Sheen
- BaoTong Shi



The University of Texas at Austin

Cockrell School of Engineering