

#### **OVERVIEW**

The SM5841D is a digital filter, fabricated in Molybdenum-gate CMOS, for digital audio playback systems.

The SM5841D features 4-times and 8-times oversampling, digital deemphasis, digital attenuation and soft mute functions. It also features a switchable system clock frequency, allowing it to be configured for double-speed playback in CD players.

The SM5841D is available in 18-pin plastic DIPs and 22-pin SOPs.

#### **FEATURES**

- Filter configuration
  - 2-channel, 4-times or 8-times oversampling (interpolation) filter
  - 3-stage interpolation (69-tap + 13-tap + 9-tap)
  - IIR deemphasis filter for accurate gain and phase response
  - · Digital attenuator
  - · Overflow limiter
  - · Crystal oscillator
- Filter characteristics (fs = sampling frequency)
  - $0.20 \pm 0.03$  dB passband (0 to 0.4535fs) ripple
  - 53 dB (min) stopband attenuation (0.5465fs to 7.4535fs in 8fs mode and 0.5465fs to 3.4535fs in 4fs mode)
  - · Linear phase (zero group delay)
- Input/output
  - 16-bit serial data input (2s-complement, MSB-first, normal/IIS selectable)
  - 16-, 18- or 20-bit serial data output (4fs L/R or 8fs L/R alternating, 2s-complement, MSB-first, stereo/bilingual mode select)
  - · TTL-compatible
- CD player normal/double-speed playback
  - 384fs system clock at fs = 44.1 kHz (normal)
  - 192fs system clock at fs = 88.2 kHz (double speed)
- 5 V supply voltage
- 18-pin plastic DIP or 22-pin SOP
- Molybdenum-gate CMOS process

#### ■ Filter functions


- 1st-order noise shaper (ON/OFF selectable)
- · Soft muting
- · Digital attenuation
- Digital deemphasis (for 32, 44.1 and 48 kHz)

#### **APPLICATIONS**


- · CD playback systems (normal or double speed)
- DAT playback systems (normal speed)
- · PCM playback systems (normal speed)

#### **PINOUTS**

#### 18-pin DIP




### 22-pin SOP




### PACKAGE DIMENSIONS

Unit: mm


# 18-pin DIP



# 22-pin SOP



# **BLOCK DIAGRAM**



# PIN DESCRIPTION

Nun	nber	Nome	1/0	Description		
SOP	DIP	Name		Description		
1	1	CKSL	ip	Normal/double-speed mode select. Normal (384fs) when HIGH, and double speed (256fs) when LOW.		
2	2	ХТІ	i	Oscillator input connection. 16.9344 MHz CD system frequency with 384fs at fs = 44.1 kHz or 192fs at fs = 88.2 kHz.		
3	3	хто	0	Oscillator output connection		
4	4	ско	0	Oscillator output clock (same frequency as XTI)		

Nur	mber	Nama	I/O	Description
SOP	DIP	Name	1/0	Description
5	5	VSS		Ground
6	-	NC		No connection
7	-	NC		No connection
8	6	MDT	ip	Digital attenuator and mode set data
9	7	MCK	ip	Digital attenuator and mode set clock
10	8	MLE	ip	Digital attenuator and mode set latch enable
11	9	RST	ip	System reset
12	10	вско	0	Output bit clock
13	11	DOR	0	Right-channel data output. 8fs data output when the OMOD flag is LOW, and 4fs when OMOD is HIGH.
14	12	DOL	0	Left-channel data output. 8fs data output when the OMOD flag is LOW, and 4fs when OMOD is HIGH.
15	13	wско	0	Output word clock
16	14	VDD		5 V supply
17	_	NC		No connection
18	-	NC		No connection
19	15	NC		No connection
20	16	LRCI	ip	Input data sample rate (fs) clock
21	17	BCKI	ip	Input bit clock
22	18	DIN	ip	Data input

#### Note

i = input, ip = input with pull-up resistor, o = output

# **SPECIFICATIONS**

# **Absolute Maximum Ratings**

 $V_{ss} = 0 V$ 

Parameter	Symbol	Rating	Unit
Supply voltage range	V <sub>DD</sub>	-0.3 to 7.0	V
Input voltage range	V <sub>IN</sub>	$-0.3$ to $V_{DD} + 0.3$	٧
Power dissipation	P <sub>D</sub>	400	mW
Storage temperature range	T <sub>stg</sub>	-40 to 125	deg. C
Soldering temperature	T <sub>sld</sub>	255	deg. C
Soldering time	tsld	10	s

# **Recommended Operating Conditions**

 $V_{ss}\,=\,0\ V$ 

Parameter	Symbol	Rating	Unit
Supply voltage range	V <sub>DD</sub>	4.75 to 5.50	٧
	-	-20 to 80 (normal speed)	dog C
Operating temperature range	Торг	-20 to 70 (double speed)	deg. C

### **DC Electrical Characteristics**

 $V_{DD}$  = 4.75 to 5.5 V,  $V_{SS}$  = 0 V,  $T_a$  = -20 to 80 deg. C unless otherwise noted

<b>D</b>	Completed.	Condition		Unit		
Parameter	Symbol	Condition	min	typ	max  35  70  - 0.3V <sub>DD</sub> - 0.5  - 0.4  20  20	Onit
Normal-speed mode supply current	loo <sub>1</sub>	V <sub>DD</sub> = 5.0 V, f <sub>SYS</sub> = 384fs = 20.0 MHz, no load	-	-	35	mA
Double-speed mode supply current	I <sub>DD2</sub>	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	-	70	mA
XTI HIGH-level input voltage	ViHi		0.7V <sub>DD</sub>	-	-	V
XTI LOW-level input voltage	V <sub>IL1</sub>		_	-	0.3V <sub>DD</sub>	٧
XTI AC input voltage	VINAC	AC coupling, sine wave input	0.3V <sub>DD</sub>	-	-	$V_{p-p}$
HIGH-level input voltage	V <sub>IH2</sub>	Con mate 1	2.4	-	_	٧
LOW-level input voltage	V <sub>IL2</sub>	See note 1.	-	-	0.5	V
HIGH-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4 mA. See note 2.	2.5	_	_	٧
LOW-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA. See note 2.	_	_	0.4	V
XTI HIGH-level input leakage current	l <sub>LH1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	_	10	20	μΑ
XTI LOW-level input leakage current	I <sub>LL1</sub>	V <sub>IN</sub> = 0 V	-	10	20	μА
HIGH-level input leakage current	I <sub>LH2</sub>	$V_{IN} = V_{DD}$ . See note 1.	-	-	1.0	μΑ
LOW-level input current	I <sub>IL</sub>	V <sub>IN</sub> = 0 V. See note 1.	_	10	20	μА

#### Notes

- 1. Pins LRCI, DIN, BCKI,  $\overline{\text{CKSL}}$ , MDT, MCK,  $\overline{\text{MLE}}$  and  $\overline{\text{RST}}$
- 2. Pins CKO, DOL, DOR, BCKO and WCKO

### **AC Electrical Characteristics**

 $V_{DD}$  = 4.75 to 5.5 V,  $V_{SS}$  = 0 V,  $T_a$  = -20 to 80 deg. C for normal-speed operation.  $V_{DD}$  = 4.75 to 5.5 V,  $V_{SS}$  = 0 V,  $T_a$  = -20 to 70 deg. C for double-speed operation. Typical values are measured at fs = 44.1 kHz.

#### System clock


#### Crystal oscillator operation

Parameter	Symbol Condition	Rating			Unit	
		Containon	min	typ	max	Othi
	r	Normal speed, CKSL = HIGH	4.0	16.9	20.0	MHz
Oscillator frequency	†MAX	Double speed, CKSL = LOW	4.0	16.9	18.5	WI⊓Z

### External clock input operation

		0		Rating	Rating	
Parameter	Symbol	Condition	min	typ	max 125 125 125	Unit
	tсwн	Normal speed, CKSL = HIGH	21.7	29.5	125	
XTI HIGH-level clock pulsewidth		Double speed, CKSL = LOW	27	29.5	125	ns
		Normal speed, CKSL = HIGH	21.7	29.5	125	
XTI LOW-level clock pulsewidth	tcwl.	Double speed, CKSL = LOW	27	29.5	125	ns
	txı	Normal speed, CKSL = HIGH	51.7	59	250	ns
XTI clock pulse time		Double speed, CKSL = LOW	54	59	250	

### System clock timing waveform




### Serial input timing (BCKI, DIN, LRCI)

			- Unit		
Parameter	Symbol	min	typ	max	- Ullit
BCKI HIGH-level pulsewidth	tвсwн	50	-		ns
BCKI LOW-level pulsewidth	t <sub>BCWL</sub>	50	-	<u></u>	ns
BCKI pulse period	t <sub>BCY</sub>	100	_	-	ns
DIN setup time	tos	50	-	_	ns
DIN hold time	ţDН	50	-	_	ns

	Complete		Unit			
Parameter	Symbol	min	typ	max	——————————————————————————————————————	
Last BCKI rising edge to LRCI edge	†BL	50	-	-	ns	
LRCI edge to first BCKI rising edge	t <sub>LB</sub>	50	_	-	ns	

### BCKI, DIN and LRCI input timing waveform




# Control input timing (MDT, MCK, MLE)

Damana da m	Crombal		Rating			
Parameter	Symbol	min	typ	max	Unit	
MDT setup time	tmds	40	-	-	ns	
MDT hold time	tмон	40	-	_	ns	
MLE setup time	twcs	60	_	-	ns	
MLE hold time	1мсн	40	-	-	ns	
MLE LOW-level pulsewidth	t <sub>MEWL</sub>	40	-	_	ns	
MLE HIGH-level pulsewidth	tmewh	40	-	-	ns	
MLE pulse interval	†MLEY	6	_	_	tsys	

#### Note

 $t_{\text{SYS}} = \text{system clock cycle time } (1/384 \text{fs when } \overline{\text{CKSL}} = \text{HIGH and } 1/192 \text{fs when } \overline{\text{CKSL}} = \text{LOW})$ 

### Control input timing waveform



# Reset timing

D	Symbol	Condition Rating min typ max		Unit		
Parameter	Бутьоі		Othe			
		At power-on	1	=	-	μs
RST LOW-level pulsewidth	trist	At other times	50	_	_	ns


# Output timing

<b>.</b>	0	Condition		Rating		
Parameter	Symbol	Condition	min	typ	max	Unit
Oscillator input to output delay	tхто	XTI falling edge to XTO rising edge	3	-	20	ns
Oscillator input to clock output delay	tско	XTI falling edge to CKO falling edge	7		30	ns
Oscillator input to bit clock output	t <sub>sbH</sub>	XTI falling edge to BCKO rising edge	10	-	60	ns
delay (CKSL = HIGH)	t <sub>sbL</sub>	XTI falling edge to BCKO falling edge	10	-	20	ns
Oscillator input to bit clock output	t <sub>эрн</sub>	XTI rising edge to BCKO rising edge	10	_	60	ns
delay (CKSL = LOW)	t <sub>sbL</sub>	XTI falling edge to BCKO falling edge	10	-	20 30 60 60 60 60 20	ns
Bit clock output to data output and	фан	BCKO falling edge to rising-edge output	0	-	20	ns
word clock output delay	t₀dL	BCKO falling edge to falling-edge output	0	-	- 20 - 30 - 60 - 60 - 60 - 20	ns

#### Note

All measurements with 15 pF load

# Output timing waveform




# **Filter Characteristics**


# SM5841D 4-times interpolation filter

	Frequ	Rating (dB)			
Parameter	f @fs = 44.1 l		min	typ	max
Passband attenuation	0 0 .   5051	0 1 00 111	-	0.20	_
Passband ripple	0 to 0.4535fs	0 to 20 kHz	-0.03	-	0.03
Stopband attenuation	0.5465fs to 3.4535fs	21.4 to 152 kHz	53	-	_


### 4fs filter frequency characteristic (Deemphasis OFF)



# 4fs filter passband characteristic (Deemphasis OFF)




# 4fs filter band-transition characteristic (Deemphasis OFF)




# SM5841D 8-times interpolation filter

	Frequ	Rating (dB)			
Parameter	f	@fs = 44.1 kHz	min	typ	max
Passband attenuation		0 . 00	-	0.20	-
Passband ripple	0 to 0.4535fs	0 to 20 kHz	-0.03	_	0.03
Stopband attenuation	0.5465fs to 3.4535fs	21.4 to 152 kHz	53	-	_
	3.4535fs to 4.5465fs	152 to 201 kHz	50	-	-
	4.5465fs to 7.4535fs	201 to 328 kHz	53	-	_


### 8fs filter frequency characteristic (Deemphasis OFF)



# 8fs filter passband characteristic (Deemphasis OFF)



# 8fs filter band-transition characteristic (Deemphasis OFF)




# Deemphasis filter

_		Sampling frequency (fs)				
Par	rameter	32 kHz	44.1 kHz	48 kHz		
Passband bandwidth (kHz)		0 to 14.5	0 to 20.0	0 to 21.7		
	Attenuation (dB)	-0.40 to 0.35	-0.05 to 0.15	-0.30 to 0.05		
Deviation from ideal characteristics	Phase, θ (°)	-2 to 19	_1 to 15	-1 to 14		

#### FUNCTIONAL DESCRIPTION

#### SM5841D Arithmetic Block



#### Oversampling (Interpolation)

The SM5841D performs 4-times or 8-times over-sampling using a three-stage FIR interpolation filter. Each filter stage interpolates the signal by a factor of two, giving an overall interpolation factor of eight. Sampling noise components are attenuated by the interpolation filter to greater than 53 dB in the 0.5465fs to 7.4535fs (8fs mode) and 0.5465fs to 3.4535fs (4fs mode) stopband.

#### **Digital Deemphasis**

The deemphasis filter is in cascade with the oversampling filters. It is implemented using an IIR filter, and reproduces the deemphasis gain and phase characteristics more faithfully than conventional analog deemphasis filters. Deemphasis is enabled when DEEM is HIGH, and disabled when DEEM is LOW. After initialization (system reset), deemphasis is OFF. The filter coefficients change according to the selected sampling frequency, fs.

FSEL1	FSEL2	Sampling frequency
LOW	LOW	44.1 kHz
LOW	HIGH	48 kHz
HIGH	LOW	44.1 kHz
HIGH	HIGH	32 kHz

#### Note

This table applies for normal-speed mode. For double-speed mode, the sampling frequency changes to 88.2 kHz.

After initialization (system reset), 44.1 kHz sampling frequency is selected.

### Digital Attenuator (MDT, MCK, MLE)

The digital attenuator is used for the attenuation and mute functions. An external attenuation coefficient is loaded into an attenuation register using MDT, MCK and MLE, as shown in figure 1.

The 7-bit attenuation level set data is input on MDT (MSB = LOW), MSB-first and clocked on the falling edge of MCK.

Both the left and right channels are attenuated simultaneously by an amount

Attenuation =  $20 \times \log_{10} (1 - DATT/127) dB$ 

where DATT is the contents of the attenuation register. When DATT = 127, the attenuation is infinite (mute function). The register is reset to 0 at system reset.




Figure 1. Attenuation data

When a new DATT attenuation coefficient is loaded, the attenuation ramps up or down to the level set by the new coefficient as shown in figure 2. If another attenuation coefficient is loaded before

this new level is reached, the gain ramps in the direction of the latest set level. This occurs because coefficients are temporarily stored in a different register.




Figure 2. Attenuation level changes

#### Soft Mute

The oversampled output can be muted using the MUTE flag. Muting is ON when MUTE is HIGH, and OFF when MUTE is LOW.

When MUTE is HIGH, the maximum attenuation coefficient 127 is loaded into the temporary-storage register and the attenuation slowly changes to  $\infty$  dB.

When MUTE is LOW, the value in the temporary-storage register is the value just before

MUTE went LOW. If the external attenuation coefficient changes, the attenuation slowly changes to that new value.

The time taken to increase the attentuation from 0 (DATT = 1) to  $\infty$  dB (DATT = 127) is approximately 1024/fs, which is approximately 23.2 ms at fs = 44.1 kHz.

Muting is set to OFF at system reset.

# System Clock (XTI, XTO, CKO, CKSL)

The system clock has 192fs and 384fs selectable frequencies for double-speed and normal-speed CD playback, respectively. The clock can be generated either externally (input on XTI) or internally (crystal oscillator between XTI and XTO).

The clock is output on CKO, where the frequency is set by the level on  $\overline{\text{CKSL}}$  as shown in table 1.

Table 1. System clock select

CKSL	Mode	Clock frequency	Clock input	Internal operating frequency	Serial output clock frequency
LOW	Double speed	192fs	External clock on XTI	128fs	96fs
HIGH	Normal speed	384fs	OR Crystal oscillator between XTI and XTO	128fs	192fs

#### Mode Flags (MDT, MCK, MLE)

The mode flags are set by data on the serial data interface pins (MDT, MCK and  $\overline{MLE}$ ).

Mode flag data on MDT is clocked on the falling edge of MCK, and then shifted in a shift register on the rising edge of MCK. Data should, therefore, change on the falling edge of MCK.

The input data in the internal SIPO (serial-in, parallel-out register) is latched into the mode register on

the rising edge of the  $\overline{\text{MLE}}$  latch enable. Therefore, data preceding the 8-bit input should be set to 1 (HIGH).

The mode flags set are selected by the state of B1 and B2.




Figure 3. Mode flag setting 1




Figure 4. Mode flag setting 2

Table 2. Mode flag description

			Mode	Mode function select					Default at
Bı	flag			Description	H/L	Function			reset
		3	BILL			BILL	BIRR	Output	
						LOW	LOW	Stereo	
				Bilingual output select		LOW	HIGH	RR	Stereo
			BIRR			HIGH	LOW	LL	
		4	DINN			HIGH	HIGH	Stereo	
						FSEL1	FSEL2	Frequency	
HIGH	LOW	5	FSEL1			LOW	LOW	44.1 kHz	
поп	LOW			Deemphasis filter sampling frequency		LOW	HIGH	48.0 kHz	44.1 kHz
			רסדוס	sampling frequency		HIGH	LOW	44.1 kHz	
		6	FSEL2			HIGH	HIGH	32.0 kHz	
					LOW	Deemphasis OFF			0.55
		7 DI	DEEM	DEEM Deemphasis select		Deemphasis ON			OFF
			MUTE Mute colors		LOW	Mute OFF			OFF
	8 MUTE		MOTE	Mute select	HIGH	Mute ON			
			IIS	Serial input format	LOW	Normal serial input			Normal
		3 IIS	select	HIGH	IIS serial input				
	4 LRPL 5 OMOD		I DDI	LRCI polarity	LOW	Left/right = HIGH/LOW			HIGH/LOW 8fs L/R
			LNFL	LNOT polarity	HIGH	Left/right = LOW/HIGH			
			OMOD	Output mode	LOW	8fs L/R alternating			
:			OMOD	Catpar mess	HIGH	4fs L/R alternating			alternating
LOW	HIGH					OW16	OW20	Output length	
		6 OW16			LOW	LOW	18-bit		
		7 OW		Output bit word length select		LOW	HIGH	20-bit	18-bit
			OW20			HIGH	LOW	16-bit	
			"""	01120		HIGH	HIGH	18-bit	
			NICOT	Naise about salest	LOW	Noise shaper ON			ON
		8	NSOF	Noise shaper select	HIGH	Noise shaper OFF			ON

### Audio Data Input (DIN, BCKI, LRCI, LRPL flags)

The input is in 16-bit, 2s-complement, MSB-first, serial data format.

The IIS flag selects the IIS serial input format. The SM5841D supports IIS-format data at frequencies above 32fs, including 64fs. Normal format is selected at system reset.

#### Input timing

Serial input data on DIN is clocked into an SIPO register on the rising edge of the BCKI bit clock, and then converted into parallel data.

The SIPO output data for each channel is latched into either the left-channel or right-channel input register on the rising/falling edge of LRCI.

The timing of the arithmetic and output circuits is independent of the input timing. Accordingly, phase differences between LRCI, BCKI and XTI do not cause incorrect operation, and data input clock jitter does not generate jitter in the output clock.




Figure 5. Normal data format (IIS = LOW)




Figure 6. IIS data format (IIS = HIGH)

# Data Output (DOL, DOR, BCKO, WCKO, OMOD flag, OW16 flag, OW20 flag)

The output is in 2s-complement, MSB-first serial format. The output word length is 16-, 18- or 20-bit selectable using the OW16 and OW20 mode flags. 18-bit format is selected at system reset.

The BILL and BIRR flags select the output mode—LL, RR or stereo. LL (and RR) are mono modes where both channels output the left-channel (right-channel) signal. Stereo is selected at reset.

The output timing mode is selected by the OMOD flag. 8fs and 4fs alternating left/right output are supported. 8fs is selected at system reset.

Left- and right-channel data is output serially on two pins (simultaneous or parallel channels), with timing as shown in table 3.

Table 3. Output timing

		Output mode		
Parameter	Symbol	8fs L/R alternating	4fs L/R alternating	
Bit clock rate	t <sub>B</sub>	1/192fs	1/96fs	
Data word length	t <sub>DW</sub>	24t <sub>B</sub>	24t <sub>B</sub>	




Figure 7. 8fs data output timing (OMOD = LOW)

#### Note

In 18-bit mode, pulses 17 and 18 are output, and in 20-bit mode, pulses 17 to 20 are output.




Figure 8. 4fs data output timing (OMOD = HIGH)

#### Note

In 18-bit mode, pulses 1 to 9 are output, and in 20-bit mode, pulses 1 to 10 are output.

#### System Reset

The SM5841D must be reset at power-ON and when  $\overline{CKSL}$  changes state by applying at LOW-level pulse on  $\overline{RST}$ .

The following conditions occur at system reset.

- 1. The arithmetic and output timing counters are reset on the next LRCI start edge after XTI has stablilized.
- 2. All data flags are reset to LOW when RST goes HIGH.
- 3. Mute attenuation is reset to OFF when  $\overline{RST}$  goes HIGH.

A power-ON reset pulse can be applied from a controlling microprocessor, or by connecting a 300 pF capacitor between  $\overline{RST}$  and VSS for systems where XTI and LRCI stablilize simultaneously. For others systems that do not use a microcontroller, XTI and LRCI must stabilize before  $\overline{RST}$  goes HIGH. A larger capacitor can be used to ensure that this occurs.

If the system clock becomes corrupted or develops jitter such that the timing increases above  $\pm 3/8 \times$  (LRCI clock frequency), then the internal timing will automatically reset on the next LRCI start edge. This timing re-synchronization can generate an output click noise.

#### **Output Muting**

When RST goes LOW, DOL and DOR go LOW, immediately muting the output words. Muting is released and timing re-synchronized on the third LRCI rising edge after RST goes HIGH. The BCKO and WCKO clock outputs do not stop.

Furthermore, when  $\overline{\text{CKSL}}$  changes state, LRPL changes state or the internal timing re-synchronizes, as shown in figure 9, output muting and release occurs just as when  $\overline{\text{RST}}$  goes LOW.




Figure 9. System reset timing and output muting

#### TIMING DIAGRAMS

### Input Timing (DIN, BCKI, LRCI)




Figure 10. Input timing 1 (IIS = LOW, LRPL = LOW)

#### Note

The asterisk in the figure above denotes the signal frequency in double-speed mode.




Figure 11. Input timing 2 (IIS = HIGH, LRPL = HIGH)

#### Output Timing (DOL, DOR, BCKO, WCKO)




Figure 12. 8fs output timing 1 (OMOD = LOW)

#### Note

The number of DOL and DOR bits and the number of BCKO pulses within each word are determined by the  $\overline{OW16}$  and  $\overline{OW20}$  flags.





Figure 13. 4fs output timing 2 (OMOD = HIGH)

#### Note

The number of DOL and DOR bits and the number of BCKO pulses within each word are determined by the  $\overline{OW16}$  and  $\overline{OW20}$  flags.


# **APPLICATION CIRCUITS**

# Input Interface Circuits




### **Output Interface Circuits**

# 18-bit dual D/A converter (8fs L/R simultaneous output mode)



#### 16-bit D/A converter



NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies.



#### NIPPON PRECISION CIRCUITS INC.

4-3, Fukuzumi 2-chome Koto-ku, Tokyo 135-8430, Japan Telephone: 03-3642-6661 Facsimile: 03-3642-6698

NC9255BE 1998.10