Digital System Design with High-Level Synthesis in FPGA

C/C++ Testbench-Simulation Flow: Quiz Solution

www.highlevel-synthesis.com

As cycle accurate simulation requires a low-level RTL implementations, then the second sentence is correct.