Digital System Design with High-Level Synthesis in FPGA

Basic Output HLS Design-Flow: Quiz Solution

www.highlevel-synthesis.com

The Vivado-HLS can perform these tasks

- Co-simulation
- Debugging