
Combinational Loop Definition: Quiz Solution

www.highlevel-synthesis.com

This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/his-combinational-circuits/?referralCode=8D449A491B9F4582DDEF



A *for*-loop can represent this dataflow graph. However, to execute iterations in parallel, adding the unrolling compiler directive is required.

```
for (int i = 0; i < N; i++) {
    #pragma HLS UNROLL
    c[i] = a[i] + b[i];
}</pre>
```