Combinational Circuits - Exercises: Solution

www.highlevel-synthesis.com

This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/his-combinational-circuits/?referralCode=8D449A491B9F4582DDEF

## **Exercise 1**

The following function describes this expression. The function has seven 1-bit input arguments and one output argument.

```
void combinational circuit exercise 01(
    bool a,
    bool b,
    bool c,
    bool d,
    bool e,
    bool f,
    bool g,
    bool &h
) {
#pragma HLS INTERFACE ap ctrl none port=return
#pragma HLS INTERFACE ap_none port=a
#pragma HLS INTERFACE ap_none port=b
#pragma HLS INTERFACE ap none port=c
#pragma HLS INTERFACE ap_none port=d
#pragma HLS INTERFACE ap none port=e
#pragma HLS INTERFACE ap none port=f
#pragma HLS INTERFACE ap_none port=g
#pragma HLS INTERFACE ap_none port=h
      h = (a \mid (b \& c)) \land (e \mid (f \& g));
```

The following figure shows part of the synthesis report.


The propagation delay of the design is about  $0.978 \, ns$  which is labelled by 1.

The synthesised circuit is combinational as it only utilises LUTs as annotated by 2.

The design ports are also the top-function arguments without any extra signals.

Combinational Circuits - Exercises: Solution

www.highlevel-synthesis.com



## **Exercise 2**

Note that arithmetic operation in HLS is straightforward and we do not need to go into the bit-level implementation. However, to review the concepts explained in this section, I have implemented the 4-bit adders using full-adder here. Later along the course, when we will learn about arbitrary-precision data type and how to use them in implementing arithmetic operations.


First, we should define a sub-function to implement the full adder.

```
void full_adder(bool a, bool b, bool cin, bool *sum, bool *cout) {
  *sum = a^b^cin;
  *cout = (a&&b)||(b&&cin)||(a&&cin);
}
```

Then we write the top-function that uses this full adder.

```
void fourbit_adder(
     bool a0, bool a1, bool a2, bool a3,
     bool b0, bool b1, bool b2, bool b3,
     bool *s0, bool *s1, bool *s2, bool *s3,
     bool *c
) {
#pragma HLS INTERFACE ap_ctrl_none port=return
#pragma HLS INTERFACE ap none port=a0
#pragma HLS INTERFACE ap none port=a1
#pragma HLS INTERFACE ap_none port=a2
#pragma HLS INTERFACE ap_none port=a3
#pragma HLS INTERFACE ap none port=b0
#pragma HLS INTERFACE ap_none port=b1
#pragma HLS INTERFACE ap_none port=b2
#pragma HLS INTERFACE ap_none port=b3
#pragma HLS INTERFACE ap_none port=s0
#pragma HLS INTERFACE ap_none port=s1
#pragma HLS INTERFACE ap_none port=s2
#pragma HLS INTERFACE ap_none port=s3
#pragma HLS INTERFACE ap_none port=c
  bool c0, c1, c2, c3, c4;
  full_adder(a0, b0, 0, s0, &c0);
 full_adder(a1, b1, c0, s1, &c1);
full_adder(a2, b2, c1, s2, &c2);
  full_adder(a3, b3, c2, s3, &c3);
  *c = c3;
```

This figure shows parts of the synthesis report. As can be seen, the design propagation delay is 3.912 ns. The design uses only 40 LUTs. Moreover, the design ports only includes the top function arguments.



## Exercise 3


Before solving this exercise, I should mention that this is an easier way to solve this problem in HLS however because I have not explained all the concepts yet, I only use Boolean data type to represent the data and solve the problem. This also helps us to practice the concepts explained throughout this section.


The following function explains the design. It compares 4-bit two numbers bit by bit starting from the MSB.

```
void comparator(
             bool a0,
             bool a1,
             bool a2,
             bool a3,
             bool b0,
             bool b1,
             bool b2,
             bool b3,
             bool &M,
             bool &N,
             bool &P
#pragma HLS INTERFACE ap ctrl none port=return
#pragma HLS INTERFACE ap_none port=a0
#pragma HLS INTERFACE ap_none port=a1
#pragma HLS INTERFACE ap_none port=a2
#pragma HLS INTERFACE ap_none port=a3
#pragma HLS INTERFACE ap_none port=b0
#pragma HLS INTERFACE ap_none port=b1
#pragma HLS INTERFACE ap_none port=b2
#pragma HLS INTERFACE ap_none port=b3
#pragma HLS INTERFACE ap none port=M
#pragma HLS INTERFACE ap_none port=N
#pragma HLS INTERFACE ap_none port=P
      if (a3 == b3 ) {
             if (a2 == b2) {
                    if (a1 == b1) {
                          if (a0 == b0) {
```

```
M=1;
                             N=0;
                             P=0;
                     } else {
                             if (a0 == 1) {
                                    M=0;
                                    N=1;
                                    P=0;
                             } else {
                                    M=0;
                                    N=0;
                                    P=1;
                             }
              } else {
                     if (a1 == 1) {
                            M=0;
                             N=1;
                             P=0;
                     } else {
                             M=0;
                             N=0;
                             P=1;
                     }
              }
       } else {
              if (a2 == 1) {
                     M=0;
                     N=1;
                     P=0;
              } else {
                     M=0;
                     N=0;
                     P=1;
} else {
       if (a3 == 1) {
              M=0;
              N=1;
              P=0;
       } else {
              M=0;
              N=0;
              P=1;
       }
}
```

If we synthesise this code, the following figure shows the report.





- 1) The propagation delay is about 3.942 ns
- 2) The synthesised design is combinational as it only utilises LUTs.
- 3) In addition, the design ports are only the top-function arguments.