www.highlevel-synthesis.com

This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/hls-combinational-circuits/?referralCode=8D449A491B9F4582DDEF

## Esercise 1

(Note that the detail of a typical design flow is explained in the first exercise in the previous section)

- 1- Create a vivado-HLS project with the name of "basic\_inout\_exercise\_01-vhls"
- 2- Add this top-function to the project

```
void basic_inout_exercise_01(short int sw, short int &led) {

pragma HLS INTERFACE ap_ctrl_none port=return

pragma HLS INTERFACE ap_none port=sw


pragma HLS INTERFACE ap_none port=led

led = sw;


led = sw;

}
```

3- This would be the HLS report



- 4- Create a Vivado project with the name of "basic\_inout\_exercise\_01-vivado"
- 5- Add the Vivado-HLS IP to the Vivado repository
- 6- Add the design to the Diagram area, make the ports external and change their name as follows



7- Create a constraints file and add the following physical constraints

```
# Switches
set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
         set property IOSTANDARD LVCMOS33 [get ports {sw[0]}]
set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
         set property IOSTANDARD LVCMOS33 [get ports {sw[3]}]
set property PACKAGE PIN W15 [get ports {sw[4]}]
         set property IOSTANDARD LVCMOS33 [get ports {sw[4]}]
set property PACKAGE PIN V15 [get ports {sw[5]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
set_property PACKAGE_PIN W14 [get_ports {sw[6]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
set_property PACKAGE_PIN W13 [get_ports {sw[7]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
set_property PACKAGE_PIN V2 [get_ports {sw[8]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
set_property PACKAGE_PIN T3 [get_ports {sw[9]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
set_property PACKAGE_PIN T2 [get_ports {sw[10]}]
         set property IOSTANDARD LVCMOS33 [get ports {sw[10]}]
set property PACKAGE PIN R3 [get ports {sw[11]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
set_property PACKAGE_PIN W2 [get_ports {sw[12]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
set_property PACKAGE_PIN U1 [get_ports {sw[13]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
set_property PACKAGE_PIN T1 [get_ports {sw[14]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
set_property PACKAGE_PIN R2 [get_ports {sw[15]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
# LEDs
```

www.highlevel-synthesis.com

```
set_property PACKAGE_PIN U16 [get_ports {led[0]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
set_property PACKAGE_PIN E19 [get_ports {led[1]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
set property PACKAGE PIN U19 [get ports {led[2]}]
         set property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
set_property PACKAGE_PIN V19 [get_ports {led[3]}]
         set property IOSTANDARD LVCMOS33 [get ports {led[3]}]
set_property PACKAGE_PIN W18 [get_ports {led[4]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
set_property PACKAGE_PIN U15 [get_ports {led[5]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
set_property PACKAGE_PIN U14 [get_ports {led[6]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
set_property PACKAGE_PIN V14 [get_ports {led[7]}]
         set property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
set_property PACKAGE_PIN V13 [get_ports {led[8]}]
         set property IOSTANDARD LVCMOS33 [get_ports {led[8]}]
set_property PACKAGE_PIN V3 [get_ports {led[9]}]
         set property IOSTANDARD LVCMOS33 [get ports {led[9]}]
set_property PACKAGE_PIN W3 [get_ports {led[10]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[10]}]
set_property PACKAGE_PIN U3 [get_ports {led[11]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[11]}]
set_property PACKAGE_PIN P3 [get_ports {led[12]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[12]}]
set_property PACKAGE_PIN N3 [get_ports {led[13]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[13]}]
set_property PACKAGE_PIN P1 [get_ports {led[14]}]
         set property IOSTANDARD LVCMOS33 [get_ports {led[14]}]
set property PACKAGE PIN L1 [get ports {led[15]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[15]}]
```

8- Generate the bitstream and program the board. Then play with slideswitches and observe their impact on the leds. You should be able to control each LED by its close slide-switch.


www.highlevel-synthesis.com

## **Esercise 2**


- 1- Create a vivado-HLS project with the name of "basic\_inout\_exercise\_02-vhls"
- 2- Add this top-function to the project

```
void basic_inout_exercise_02(
            bool sw_0,
            bool sw_1,
            bool sw 2,
            bool sw_3,
            bool sw 4,
            bool &led_0,
            bool &led 1,
            bool &led_2,
            bool &led 3,
            bool &led_4) {
#pragma HLS INTERFACE ap_ctrl_none port=return
#pragma HLS INTERFACE ap_none port=sw_0
#pragma HLS INTERFACE ap_none port=sw_1
#pragma HLS INTERFACE ap none port=sw 2
#pragma HLS INTERFACE ap none port=sw 3
#pragma HLS INTERFACE ap_none port=sw_4
#pragma HLS INTERFACE ap_none port=led_0
#pragma HLS INTERFACE ap_none port=led_1
#pragma HLS INTERFACE ap none port=led 2
#pragma HLS INTERFACE ap_none port=led_3
#pragma HLS INTERFACE ap_none port=led_4
     led_0 = sw_0;
     led_1 = sw_1;
     led 2 = sw 2;
     led_3 = sw_3;
     led 4 = sw 4;
```

3- The following figure shows the design ports after synthesis



- 4- Create a Vivado project with the name of "basic\_inout\_exercise\_01-vivado"
- 5- Add the Vivado-HLS IP to the Vivado repository
- 6- Add the design to the Diagram area, make the ports external and change their name as follows



7- Create a constraints file and add the following physical constraints

www.highlevel-synthesis.com

```
set_property PACKAGE_PIN V15 [get_ports {sw[5]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
set_property PACKAGE_PIN W14 [get_ports {sw[6]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
set property PACKAGE PIN W13 [get ports {sw[7]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
# LEDs
set_property PACKAGE_PIN U16 [get_ports {led[0]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
set_property PACKAGE_PIN E19 [get_ports {led[1]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
set_property PACKAGE_PIN U19 [get_ports {led[2]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
set_property PACKAGE_PIN V19 [get_ports {led[3]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
set_property PACKAGE_PIN W18 [get_ports {led[4]}]
         set property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
set property PACKAGE PIN U15 [get ports {led[5]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
set_property PACKAGE_PIN U14 [get_ports {led[6]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
set_property PACKAGE_PIN V14 [get_ports {led[7]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
```


8- Generate the bitstream and program the board. Then play with slideswitches and observe their impact on the leds.

www.highlevel-synthesis.com

## **Esercise 3**

- 1- Create a new Vivado-HLS project with the name of "basic\_inout\_exercise\_03-vhls". Choose the "led\_controller" as the top-function name.
- 2- Create a design file and write the following top-function in the file

3- Then synthesise the code you should see the hardware ports as follow in the HLS report. It consists of two 8-bit input ports and two 8-bit output ports.



- 4- Now generate the RTL/IP.
- 5- Create a new Vivado project
- 6- Add the generated IP into the Vivado repository
- 7- Add the IP into the Diagrm tab.
- 8- Makes all the ports external and change their name as shown in the following figure



## 9- Create a new constraint file and define these constraints. Please

```
# Switches
set_property PACKAGE_PIN V17 [get_ports {lower_sws[0]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {lower_sws[0]}]
set_property PACKAGE_PIN V16 [get_ports {lower_sws[1]}]
       set property IOSTANDARD LVCMOS33 [get ports {lower sws[1]}]
set property PACKAGE PIN W16 [get ports {lower sws[2]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {lower_sws[2]}]
set_property PACKAGE_PIN W17 [get_ports {lower_sws[3]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {lower_sws[3]}]
set_property PACKAGE_PIN W15 [get_ports {lower_sws[4]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {lower_sws[4]}]
set_property PACKAGE_PIN V15 [get_ports {lower_sws[5]}]
       set property IOSTANDARD LVCMOS33 [get_ports {lower_sws[5]}]
set_property PACKAGE_PIN W14 [get_ports {lower_sws[6]}]
       set property IOSTANDARD LVCMOS33 [get_ports {lower_sws[6]}]
set_property PACKAGE_PIN W13 [get_ports {lower_sws[7]}]
       set property IOSTANDARD LVCMOS33 [get ports {lower sws[7]}]
set_property PACKAGE_PIN V2 [get_ports {upper_sws[0]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_sws[0]}]
set_property PACKAGE_PIN T3 [get_ports {upper_sws[1]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_sws[1]}]
set_property PACKAGE_PIN T2 [get_ports {upper_sws[2]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_sws[2]}]
set_property PACKAGE_PIN R3 [get_ports {upper_sws[3]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_sws[3]}]
set property PACKAGE PIN W2 [get ports {upper sws[4]}]
       set property IOSTANDARD LVCMOS33 [get_ports {upper_sws[4]}]
set property PACKAGE PIN U1 [get ports {upper sws[5]}]
       set property IOSTANDARD LVCMOS33 [get ports {upper sws[5]}]
set_property PACKAGE_PIN T1 [get_ports {upper_sws[6]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_sws[6]}]
set_property PACKAGE_PIN R2 [get_ports {upper_sws[7]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_sws[7]}]
# LEDs
set_property PACKAGE_PIN U16 [get_ports {lower_leds[0]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {lower_leds[0]}]
set property PACKAGE PIN E19 [get ports {lower leds[1]}]
       set property IOSTANDARD LVCMOS33 [get ports {lower leds[1]}]
set_property PACKAGE_PIN U19 [get_ports {lower_leds[2]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {lower_leds[2]}]
set property PACKAGE PIN V19 [get ports {lower leds[3]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {lower_leds[3]}]
set property PACKAGE PIN W18 [get ports {lower leds[4]}]
       set property IOSTANDARD LVCMOS33 [get_ports {lower_leds[4]}]
set property PACKAGE_PIN U15 [get_ports {lower_leds[5]}]
       set property IOSTANDARD LVCMOS33 [get ports {lower leds[5]}]
set property PACKAGE PIN U14 [get ports {lower leds[6]}]
       set property IOSTANDARD LVCMOS33 [get ports {lower leds[6]}]
```

www.highlevel-synthesis.com

```
set_property PACKAGE_PIN V14 [get_ports {lower_leds[7]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {lower_leds[7]}]
set_property PACKAGE_PIN V13 [get_ports {upper_leds[0]}]
       set property IOSTANDARD LVCMOS33 [get_ports {upper_leds[0]}]
set property PACKAGE PIN V3 [get ports {upper leds[1]}]
       set property IOSTANDARD LVCMOS33 [get_ports {upper_leds[1]}]
set property PACKAGE PIN W3 [get ports {upper leds[2]}]
       set property IOSTANDARD LVCMOS33 [get ports {upper leds[2]}]
set_property PACKAGE_PIN U3 [get_ports {upper_leds[3]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[3]}]
set_property PACKAGE_PIN P3 [get_ports {upper_leds[4]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[4]}]
set_property PACKAGE_PIN N3 [get_ports {upper_leds[5]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[5]}]
set_property PACKAGE_PIN P1 [get_ports {upper_leds[6]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[6]}]
set_property PACKAGE_PIN L1 [get_ports {upper_leds[7]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[7]}]
```

- 10- Generate the output ptoducts, create the HDL wrapper and finally generate the bitstream.
- 11- Program the board. You should be able to control each LED with the slide switch close to that.