Data Type: Exercise Solution

www.highlevel-synthesis.com


This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/his-combinational-circuits/?referralCode=8D449A491B9F4582DDEF

## Exercise 1

Bit-level access functions and overloded operators can be used for solving this problem. The following code shows such an implementation.

```
ap uint<6> extract_opcode(ap uint<32> instruction) {
 return instruction(31, 26);
ap_uint<5> extract_rs(ap_uint<32> instruction) {
 return instruction(25, 21);
ap_int<16> extract_imm(ap_uint<32> instruction) {
 return instruction(15, 0);
void datatype_exercise_01(
      ap_uint<32> instruction,
      ap_uint<6> *opcode,
      ap_uint<5> *rs,
ap_uint<5> *rd,
      ap_int<16> *immidiate
) {
#pragma HLS INTERFACE ap_ctrl_none port=return
#pragma HLS INTERFACE ap_none port=instruction
#pragma HLS INTERFACE ap none port=opcode
#pragma HLS INTERFACE ap_none port=rs
#pragma HLS INTERFACE ap_none port=rd
#pragma HLS INTERFACE ap none port=immidiate
             = extract opcode(instruction);
  *opcode
             = extract rs(instruction);
  *immidiate = extract_imm(instruction);
```

This picture shows parts of the synthesis report. As the resulted circuit is just a cope of wires, the propagation delay is 0 and there is no resource usage.



www.highlevel-synthesis.com


## **Exercise 2**

The result of a 23-bit multiplication by 8 may have up to 26 bits. If we don't want to loose any information, the function should return a 26-bit result. The following code can do that

```
1- ap_uint<26> multiply_by_8(ap_uint<23> a) {
2- #pragma HLS INTERFACE ap_ctrl_none port=return
3- #pragma HLS INTERFACE ap_none port=a
4- ap_uint<26> b;
5- b = (ap_uint<26>)a << 3;
6- return b;
7- }</pre>
```

Note that, the way that code use the type cast at the fifth line. Without using this type cast, HLS will generat a 23-bit result and will loose the extra-bit for large 23-bit numbers.

This picture shows parts of the synthesis report. As the resulted circuit is just a cope of wires, the propagation delay is 0 and there is no resource usage.



www.highlevel-synthesis.com

## **Exercise 3**

The following top-function will solve the problem

```
ap_uint<1> even_parity(ap_uint<14> a) {
#pragma HLS INTERFACE ap_ctrl_none port=return
#pragma HLS INTERFACE ap_none port=a

ap_uint<1> p = 0;
for (int i = 0; i < 7; i++) {
#pragma HLS UNROLL
   p = p^a[2*i];
}
return p;
}</pre>
```

This picture shows parts of the synthesis report. The circuit propagation delay is about  $1.956 \, ns$ , and the circuit only uses 12 LUTs.

