Digital System Design with High-Level Synthesis in FPGA

CombinationalLoop-ParityBit-Vivado-HLS: Quiz Solution

www.highlevel-synthesis.com

This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/his-combinational-circuits/?referralCode=8D449A491B9F4582DDEF

According to HLS report the circuit propagation delay is about $2.934 \ ns.$

