1

Integer Arithmetic - Division Modulus: Quiz Solution

www.highlevel-synthesis.com

This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/his-combinational-circuits/?referralCode=80449A491B9F4582DDEF


Our first implementation used the following expression

$$r = a\%n$$
:

The resulted hardware was not fully combinational and required multiple stage to complete. According to the synthesis report shown in the lecture, the estimated clock period (or the timing of a single stage) is  $4.148 \ ns$ .




Therefore, the design clock period constraint can be reduced to  $5 \, ns$ .



The following figure shows the timing report after synthesising the code with this constraint.

Integer Arithmetic - Division Modulus: Quiz Solution

www.highlevel-synthesis.com




Therefore, the latency of the whole design (or propagation delay) is about  $0.175 \,\mu s$ .

The second implementation was based on this expression

$$r = a - n * divbyconstant(a);$$

The following figure shows the timing report after synthesising the code.



As the circuit is combinational, it needs only one stage to complete. Therefore, based on the above figure the propagation delay or the design latency is  $22.046 \, ns$ .