

The circuit functionality can be described in HLS using C-function. However, the connections between the design ports and the FPGA I/O pins should be described by a set of constraints in the logic synthesis stage.