

www.highlevel-synthesis.com

Exercise 1


1- Create a Vivado-HLS project with the name of "basic_output_exercise_01-vhls".



2- Choose "basic_output_exercise_01" as the top-function name.



1- Choose the Basys-3 board as the target FPGA platform.




- 2- Create a new design file under the **Source** folder with the name of "basic_output_exercise_01.cpp".
- 3- Add the top-function as follows. As the function should return a 16-bit value, it has used short int as its return data type.

```
short int basic_output_exercise_01() {
1
     #pragma HLS INTERFACE ap_ctrl_none port=return
2
         return 0b1111000011110000;
3
     }
4
File Edit Project Solution Window Help
🍪 □ 🖟 basic_output_exercise_01.cpp 🖾 🗊 Synthesis(solution1)(basic_output_exercise_01.cpp 🖂 🖟 💮
Explorer 🛭


basic_output_exercise_01-vhls

     🛍 Includes
      Source
                                40 short int basic_output_exercise_01() {
5 #pragma HLS INTERFACE ap_ctrl_none port=return
        abasic_output_exercise_01.cp
      ∰ Test Bench
                                      return 0b1111000011110000;
     ablation 1
```


4- Synthesise the code. The report should be as follows.



5- Generate the RTL IP and be ready for creating the Vivado project.



6- Create a Vivado project. Choose "basic_output_exercise_01-vivado" as the name.




7- Choose the Basys3 board as the target FPGA.


5

Basic Output - Exercises Solution

www.highlevel-synthesis.com




8- Create a block design.




9- Add the generated RTL-IP to the Vivado repository.

Right-click inside the Diagram @ | @ | % | % | O | Q | * | \$ | **+** area and select IP Settings Paste Add Module Pinning IP Settings.


✓ Validate Design Create Hierarchy Create Comment Create Port... Create Interface Port. C Regenerate Layout Save as PDF File. In the setting dialog, select Repository under the IP option. Specify various settings associated to IP. Project Settings Simulation Elaboration Use Core Containers for IP Synthesis Bitstream ✓ Use Precompiled IP simulation libraries Repository Packager Automatically generate simulation scripts for IF Tool Settings Generate log file Project IP Defaults Default IP Location > XHub Store Location that IP added to the project will have output products IP location: See < Local to Project> Display Help Out of Context per IP Synthesis needs to be used to take ad Click on the plus icon and brows the Vivado-HLS project folder. The Vivado tool searches the folder and add all generated IPs to its repositoty. Recent D:/labs/HLSLDCourse/simple_calc... v 🛊 🏠 🖵 🐧 🗶 🛱 T 🖰 10- Add the IP to the Diagram area by clicking on the plug icon in the middle of the diagram area.



11- Select on the design port and make that external.




12- Change the port name to "led".




13- Now create a constraint file

Right-click on the Constraints folder in the Sources tab and select the **Add Sources** option.



Make sure that the "Add or create constraints" option is selected.




Basic Output - Exercises Solution

www.highlevel-synthesis.com

Click on the **Create File** button and select


"basic_output_exercise_01" as the name.




14- Add these constraints inside the created file

```
# LEDs
set_property PACKAGE_PIN U16 [get_ports {led[0]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
set_property PACKAGE_PIN E19 [get_ports {led[1]}]
         set property IOSTANDARD LVCMOS33 [get ports {led[1]}]
set property PACKAGE PIN U19 [get ports {led[2]}]
         set property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
set property PACKAGE PIN V19 [get ports {led[3]}]
         set property IOSTANDARD LVCMOS33 [get ports {led[3]}]
set_property PACKAGE_PIN W18 [get_ports {led[4]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
set_property PACKAGE_PIN U15 [get_ports {led[5]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
set_property PACKAGE_PIN U14 [get_ports {led[6]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
set_property PACKAGE_PIN V14 [get_ports {led[7]}]
         set property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
set property PACKAGE PIN V13 [get ports {led[8]}]
         set property IOSTANDARD LVCMOS33 [get ports {led[8]}]
set property PACKAGE PIN V3 [get ports {led[9]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[9]}]
set_property PACKAGE_PIN W3 [get_ports {led[10]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[10]}]
set_property PACKAGE_PIN U3 [get_ports {led[11]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[11]}]
set_property PACKAGE_PIN P3 [get_ports {led[12]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[12]}]
set_property PACKAGE_PIN N3 [get_ports {led[13]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[13]}]
set_property PACKAGE_PIN P1 [get_ports {led[14]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[14]}]
set_property PACKAGE_PIN L1 [get_ports {led[15]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {led[15]}]
```

15- Right-click on the design_1 under the Design Source folder in the Sources tab and select "Generate Output Products"




16- Right-click on the design_1 under the Design Source folder in the Sources tab and select "Create HDL Wrapper"



www.highlevel-synthesis.com

17- Now generate the bitstream and program the FPGA



18- Now examine the board and check the ON and OFF patten on the LEDs.



www.highlevel-synthesis.com


Exercise 2

Follow the steps of exercise 1 as follows

- 1- Create a new Vivado-HLS project with the name of "basic output exercise 02-vhls".
- 2- Choose "basic_output_exercise_02" as the top-function name
- 3- As all C/C++ data types are limited to 8-bit boundaries except the **bool** C++ data type, we use this data type to define five separate bits to drive five LEDs.


```
void basic_output_exercise_02(
            bool &led_0,
            bool &led_1,
            bool &led 2,
            bool &led_3,
            bool &led_4,) {
#pragma HLS INTERFACE ap_ctrl_none port=return
#pragma HLS INTERFACE ap none port=led 0
#pragma HLS INTERFACE ap none port=led 1
#pragma HLS INTERFACE ap none port=led 2
#pragma HLS INTERFACE ap none port=led 3
#pragma HLS INTERFACE ap_none port=led_4
     led 0 = 1;
     led_1 = 1;
     led_2 = 0;
     led_3 = 1;
     led_4 = 0;
```

4- The synthesis report shows eight one-bit output ports.



- 5- Generate the RTL IP.
- 6- Create a new Vivado project with the name of "basic output exercise 02-vivado".

7- Add the generated IP to the Vivado repository. Also, add the IP into the Diagram area and make all its ports external and change their names as shown in the following figure.



8- Create a new constraint file and add these physical constraints

```
# LEDs
set_property PACKAGE_PIN U16 [get_ports {led_0}]
set_property IOSTANDARD LVCMOS33 [get_ports {led_0}]
set_property PACKAGE_PIN E19 [get_ports {led_1}]
set_property IOSTANDARD LVCMOS33 [get_ports {led_1}]
set_property PACKAGE_PIN U19 [get_ports {led_2}]
set_property IOSTANDARD LVCMOS33 [get_ports {led_2}]
set_property PACKAGE_PIN V19 [get_ports {led_3}]
set_property IOSTANDARD LVCMOS33 [get_ports {led_3}]
set_property PACKAGE_PIN W18 [get_ports {led_4}]
set_property IOSTANDARD LVCMOS33 [get_ports {led_4}]
```

9- Generate the output product, then Create the HDL Wrapper. After that, generate the bitstream and finally program the FPGA and check the LEDs.

Basic Output – Exercises Solution

 $www.highlevel\hbox{-}synthesis.com$



Basic Output - Exercises Solution

www.highlevel-synthesis.com

Exercise 3

Follow the steps explained in the first exercise.

- 1- Choose basic output exercise 03-vhls as the Vivado-HLS project name.
- 2- Choose led controller as the top-function name.
- 3- The top-function would be as follows.

```
char led_controller(char &lower_leds) {
    #pragma HLS INTERFACE ap_ctrl_none port=return
    #pragma HLS INTERFACE ap_none port=lower_leds
    lower_leds = 0b10110110;
    return 0b01011;
}
```


4- The HLS report shows two output ports for the design.



- 5- Choose "basic output exercise 03-vivado" as the Vivado project name.
- 6- Note that the name of the IP is led controller.
- 7- Change the port names as the following figure

Basic Output - Exercises Solution

www.highlevel-synthesis.com



8- The physical constraints are as follows.

Please look at the port names and the indices of the upper_leds in the constraints.

```
# LEDs
set_property PACKAGE_PIN U16 [get_ports {lower_leds[0]}]
        set property IOSTANDARD LVCMOS33 [get ports {lower leds[0]}]
set_property PACKAGE_PIN E19 [get_ports {lower_leds[1]}]
        set_property IOSTANDARD LVCMOS33 [get_ports {lower_leds[1]}]
set property PACKAGE PIN U19 [get ports {lower leds[2]}]
         set property IOSTANDARD LVCMOS33 [get ports {lower leds[2]}]
set property PACKAGE PIN V19 [get ports {lower leds[3]}]
        set_property IOSTANDARD LVCMOS33 [get_ports {lower_leds[3]}]
set_property PACKAGE_PIN W18 [get_ports {lower_leds[4]}]
        set_property IOSTANDARD LVCMOS33 [get_ports {lower_leds[4]}]
set property PACKAGE PIN U15 [get ports {lower leds[5]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {lower_leds[5]}]
set_property PACKAGE_PIN U14 [get_ports {lower_leds[6]}]
         set property IOSTANDARD LVCMOS33 [get ports {lower leds[6]}]
set property PACKAGE PIN V14 [get ports {lower leds[7]}]
         set property IOSTANDARD LVCMOS33 [get ports {lower leds[7]}]
set_property PACKAGE_PIN V13 [get_ports {upper_leds[0]}]
         set property IOSTANDARD LVCMOS33 [get ports {upper leds[0]}]
set_property PACKAGE_PIN V3 [get_ports {upper_leds[1]}]
        set property IOSTANDARD LVCMOS33 [get_ports {upper_leds[1]}]
set_property PACKAGE_PIN W3 [get_ports {upper_leds[2]}]
        set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[2]}]
set_property PACKAGE_PIN U3 [get_ports {upper_leds[3]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[3]}]
set_property PACKAGE_PIN P3 [get_ports {upper_leds[4]}]
        set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[4]}]
set_property PACKAGE_PIN N3 [get_ports {upper_leds[5]}]
         set property IOSTANDARD LVCMOS33 [get ports {upper leds[5]}]
set property PACKAGE PIN P1 [get ports {upper leds[6]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[6]}]
set_property PACKAGE_PIN L1 [get_ports {upper_leds[7]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {upper_leds[7]}]
```

9- Generate the bitstream and program the board.

