Combinational Loop: Exercises-Solution


www.highlevel-synthesis.com

This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/his-combinational-circuits/?referralCode=8D449A491B9F4582DDEF

Exercise 1

The following code can implement the even parity of the even bits problem

This figure shows parts of the high-level synthesis report



www.highlevel-synthesis.com


Exercise 2

The following code represents the one-counter design in HLS

This figure shows parts of the high-level synthesis report.

Look at the design clock period constraint that it should be a large number such as 10000~ns. The design propagation delay is about $1.054~\mu s$. And the design utilises 7807 LUTs.

www.highlevel-synthesis.com



Combinational Loop: Exercises-Solution

www.highlevel-synthesis.com

Exercise 3

This code shows the HLS description for a combinational circuit that finds the even-parity bit in a 234-bit unsigned integer number.

```
#include <ap_int.h>
#define N 234
bool even_parity_234(ap_uint<N> a) {
#pragma HLS INTERFACE ap_none port=a
#pragma HLS INTERFACE ap_ctrl_none port=return

bool p = a.xor_reduce();
   return p;
}
```