
HW/SW Setup: Xilinx Vivado HLx toolset: Quiz Solution

www.highlevel-synthesis.com

C-simulation: The C-simulation is used for checking the syntax, semantic and functional errors. It receives the C/C++ description of the design along with a testbench to apply some input data.



Co-simulation: The co-simulation is used for checking the RTL design functional errors and cycleaccurate timing analysis. It receives the design in RTL along with a testbench in C/C++.

