## Digital System Design with High-Level Synthesis in FPGA

Data Type - Bit Precision-Declaration: Quiz Solution

www.highlevel-synthesis.com

This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/his-combinational-circuits/?referralCode=8D449A491B9F4582DDEF

The maximum default bit-width of an arbitrary-precision integer data type in Vivado-HLS is 1024. This value can be increased up to 32768 by defining the AP\_INT\_MAX\_W macro before including ap\_int.h header file.