
Digital System Design with High-Level Synthesis in FPGA

7Segment-Basis3: Quiz Solution

www.highlevel-synthesis.com

This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/his-combinational-circuits/?referralCode=8D449A491B9F4582DDEF



To enable the left-hand side display, we should apply 0 on W4 pin

To disable the others, V4, U4 and U2 should receive the logic value 1.

And the code on the data pins is 0b10010010

