

This file is a resource of the Udemy course: Digital System Design with High-Level Synthesis for FPGA: Combinational Circuits https://www.udemy.com/course/bls-combinational-circuits/?referralCode=8D449449189F4582DDFF


Different paths and their propagation delay in the following full-adder are



The following figure shows different datapaths in an N-bit binary adder that uses the above full adder.



This figure shows the critical path, considering the different path delays.



Ans this figure shows the propagation delay of the whole adder, which is  $2(N-1)+3\ ns$ .

