# AC7023D2/D4 Datasheet

# Zhuhai Jieli Technology Co.,LTD

Version: 1.2

Date: 2023.01.09



### AC7023D2/D4 Features

#### **CPU**

- 32-bit DSP
- with IEEE754 Single precision FPU
- Mathematic alaccelerate engine
- Up to 160MHz programmable processor
- 64Vectored interrupts
- 8 Levels interrupt priority

#### Clocks

24 MHz crystal oscillator

### **DSP Audio Processing**

- SBC, AAC Audio decodes supported for BT audio
- mSBC voice codec supported for BT phone
- Packet Loss Concealment (PLC) for voice processing
- Single MIC Environmental Noise Cancellation (ENC)
- Single-band DRC limiter
- Multi-band EQ configuration for voice Effects

#### **Audio Codec**

- Two channels 24-bit DAC,SNR ≥ 102dB
- One channels 16-bit ADC, SNR > 90dB
- Audio DAC Sampling rates of 8kHz/11.025kHz/16kHz/22.05kHz/24kHz/32kHz/44.1kHz/48kHz are supported
- Audio ADC Sampling rates of 8kHz/11.025kHz/16kHz/22.05kHz/24kHz/32 kHz/44.1kHz/48kHz are supported
- One channels analog audio inputs
- Audio DAC supports differential cap-less mode or single-ended mode
- Direct drive 160hm/320hm Speaker loading

#### **Bluetooth**

- Compliant with Bluetooth V5.3+BR+EDR+BLE specification
- Meet class2 and class3 transmitting power

#### requirement

- Maximum +8dbm transmitting power
- EDR receiver with minimum -94dBm sensitivity
- Support a2dp\avctp\avdtp\avrcp\hfp\spp\smp\ att\gap\gatt\rfcomm\sdp\l2cap profile
- a2dp 1.3.2\avctp 1.4\avdtp 1.3\ avrcp 1.6.2\hfp 1.8 \spp 1.2\rfcomm 1.1\pnp 1.3\hid 1.1.1\sdp core5.3\12cap core 5.3

### **Peripherals**

- full speed USB OTG controller
- multi-function 32-bit timers, support capture and PWM mode
- Uart interface support DMA
- Low power CapSense
- 10-bit ADC for analog sampling
- Individually programmable and multiplexed GPIO pins
- external interrupt/wake-up source(low power available,can be multiplexed to any I/O)

### **PMU**

- Built-in lithium battery charging manager,up to 200mA charging current
- Built-in LDO and Buck DC-DC converter
- Soft-off mode current
  Build-in LP\_Touch off:
  ≤3uA(AC702N\_FLASH\_SDK\_vx.x.x)
  ≤7uA(AC702N\_release\_vx.x.x)
  Build-in LP Touch on: ≤13uA
- VPWR range : 4.5V to 5.5V
- VBAT range : 2.7V to 4.5V
- IOVDD range : 2.0V to 3.4V

### **Packages**

QFN20(3mm\*3mm)



### **Temperature**

• Operating temperature: -40°C to +85°C

Storage temperature: -65°C to +150°C

### **Applications**

Bluetooth TWS Earphones





# 1 Block Diagram




Figure 1-1 AC7023D Block Diagram



## 2 Pin Definition

### 2.1 Pin Assignment




Figure 2-1 AC7023D Package Diagram



# 2.2 Pin Description

Table 2-1 AC7023D Pin Description

Pin No.	Pin name	Туре	Function	Other function
1	VCM	P		Audio analog reference bias;
2	IOVDD	PO		IO Power;
				ADC9 :ADC Input Channel 9;
3	PB6	I/O	GPIO	UART1RXA :Uart1 Data In(A);
				PWM2 :Timer2 PWM Output;
4	PGND	G		The ground of Buck DC-DC converter;
5	SW	PO		Switch signal of the Buck converter,
J	5₩	10		connected to inductor;
6	VBAT	PI	GPIO	Battery interface;
				Charge Power Input;
	VPWR	PI	GPIO	UART0TXC: Uart0 Data Output(C);
7	(PP0)	(I/O)	(High Voltage Input)	UART0RXC: Uart0 Data Input(C);
	(110)	(1/0)	(High Voltage input)	PWM3: Timer3 PWM Output;
				CAP1: Timer1 Capture;
8	DCVDD	P		DCDC power 1.25V;
				LP_Touch1 :Low Power Touch Channel 1;
9	PB2	I/O	GPIO	UART2RXC: Uart2 Data In(C);
				CAP5: Timer5 Capture;
			3/.1	LP_Touch0 :Low Power Touch Channel 0;
10	PB1	I/O	GPIO	UART2TXC :Uart2 Data Out(C);
			/.GY	TMR0 :Timer0 Clock In;
11	BTRF	RFI		Bluetooth RF antenna interface;
12	XOSCI	I	)	System Crystal Oscillator Input;
13	XOSCO	0		System Crystal Oscillator Output;
				IIC_SDA_B : IIC Data(B);
	PC5	I/O	GPIO	ADC5 :ADC Input Channel 5;
14				UART2RXD :Uart2 Data In(D);
17			USB Negative Data	IIC_SDA_A: IIC SDA(A);
	USBDM	I/O	(pull down)	ADC11: ADC Input Channel 11;
			(puii dowii)	UART1RXD: UART1 Data In(D);



15  USBDP  I/O  USB Positive Data (pull down)  USB Positive Data (pull down)  IIC_SCL_A: IIC Clock(A); ADC10: ADC Input Channel UART1TXD: Uart1 Data Out UART1TXD: Uart1 Data Out PWM0: Timer0 PWM Output CLKOUT1: Clock Out1; MICBIAS0: MICO Bias Output CAP3: Timer3 Capture;  18  DACR  AO  Analog Output  Right channel audio output potentials.	Pin Tyne	Description		Pin Tyne	Description
15  USBDP  I/O  USB Positive Data (pull down)  IIC_SCL_A: IIC Clock(A); ADC10: ADC Input Channel UART1TXD: Uart1 Data Out WICINO: MICO Input Channel UART1TXC: Uart1 Data Out PWM0: Timer0 PWM Output  IO  GPIO  G			不		
15  USBDP  I/O  USB Positive Data (pull down)  USB Positive Data (pull down)  IIC_SCL_A: IIC Clock(A); ADC10 :ADC Input Channel UART1TXD :Uart1 Data Out MICINO :MICO Input Channel UART1TXC :Uart1 Data Out PWM0 :Timer0 PWM Output  CLKOUT1: Clock Out1; MICBIASO : MICO Bias Output PWM0 :Timer3 Capture;  18  DACR  AO  Analog Output  Left channel audio output pos	BASE	VSS	G		Ground;
15  PC4  I/O  GPIO  UART2TXD: Uart2 Data Out PWM4:Timer4 PWM Output  IIC_SCL_A: IIC Clock(A); ADC10:ADC Input Channel UART1TXD: Uart1 Data Out MICINO:MIC0 Input Channel UART1TXC: Uart1 Data Out PWM0:Timer0 PWM Output  CLKOUT1: Clock Out1; MICBIASO: MIC0 Bias Output  17  PA2  I/O  GPIO  GPIO  GPIO  GPIO  GPIO  GPIO  CLKOUT1: Clock Out1; MICBIASO: MIC0 Bias Output  CAP3: Timer3 Capture;  Right channel audio output po	20	DACVSS	G		Analog Ground;
15  PC4  I/O  GPIO  UART2TXD: Uart2 Data Out PWM4 :Timer4 PWM Output  IIC_SCL_A: IIC Clock(A); ADC10 :ADC Input Channel UART1TXD: Uart1 Data Out MICINO :MICO Input Channel UART1TXC: Uart1 Data Out PWM0 :Timer0 PWM Output  CLKOUT1: Clock Out1; MICBIASO: MICO Bias Output  TO GPIO  GP	19	DACL	AO	Analog Output	Left channel audio output positive;
PC4 I/O GPIO UART2TXD: Uart2 Data Out PWM4 :Timer4 PWM Output IIC_SCL_A: IIC Clock(A); ADC10 :ADC Input Channel UART1TXD :Uart1 Data Out MICINO :MICO Input Channel UART1TXC :Uart1 Data Out PWM0 :Timer0 PWM Output CLKOUT1: Clock Out1; MICBIASO : MICO Bias Output Channel CLKOUT1: Clock Out1; MICBIASO : MICO Bias Output Channel CLKOUT1: Clock Out1; MICBIASO : MICO Bias Output CLKOUT1: Clock Out1; MICBIASO : MICO Bias Output Channel CLKOUT1: Clock Out1; MICBIASO : MICO Bias Output CLKOUT1:	18	DACR	AO	Analog Output	Right channel audio output positive;
PC4 I/O GPIO UART2TXD: Uart2 Data Out PWM4: Timer4 PWM Output IIC_SCL_A: IIC Clock(A); ADC10: ADC Input Channel UART1TXD: Uart1 Data Out MICINO: MICO Input Channel UART1TXC: Uart1 Data Out PWM0: Timer0 PWM Output CLKOUT1: Clock Out1; MICBIASO: MICO Bias Output Channel CLKOUT1: Clock Output Channel CLKOUT1: Clcck Output Channel CLKOU					UART1RXC :Uart1 Data In(C);
PC4 I/O GPIO UART2TXD: Uart2 Data Out PWM4: Timer4 PWM Output USBDP I/O USB Positive Data (pull down) IIC_SCL_A: IIC Clock(A); ADC10: ADC Input Channel UART1TXD: Uart1 Data Out MICINO: MICO Input Channel UART1TXC: Uart1 Data Out	17	PA2	I/O	GPIO	MICBIAS0 : MIC0 Bias Output(Built-in
PC4 I/O GPIO UART2TXD: Uart2 Data Out PWM4 :Timer4 PWM Output  USB Positive Data (pull down)  USB Positive Data (pull down)	16	PA1	I/O	GPIO	MICINO :MICO Input Channel 0; UART1TXC :Uart1 Data Out(C); PWM0 :Timer0 PWM Output;
PC4 I/O GPIO UART2TXD: Uart2 Data Out		USBDP	I/O		IIC_SCL_A: IIC Clock(A); ADC10 :ADC Input Channel 10; UART1TXD :Uart1 Data Out(D);
	15	PC4	I/O	GPIO	IIC_SCL_B: IIC Serial Clock(B); ADC4: ADC Input Channel 4; UART2TXD: Uart2 Data Out(D); PWM4: Timer4 PWM Output;

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PO	Power Output	I	Input
PI	Power Input	О	Output
G	Ground	RFI	Radio frequency interface
AO	Analog Output		



## 3 Electrical Characteristics

# 3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	4.5	V
VPWR	Charger Voltage	-0.3	6	V
V <sub>IOVDD</sub>	Voltage applied at IOVDD	-0.3	3.6	V
$V_{\mathrm{GPIO}}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V
V <sub>HVIO</sub>	Voltage applied to High Voltage Resistant IO	-0.3	+5.5	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

### 3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	4.5	V	(2)
VPWR	Charger supply Voltage	4.5	5.0	5.5	v	
Operating mod	e					
IOVDD	Voltage output	-	3.0	-0	V	VBAT = 4.2V, 10mA loading
ממיטו	Loading current	-	_	200	mA	IOVDD=3.2V@VBAT=3.5V
	Voltage output	-	1.25	_	V	IOVDD=3.0V, 10mA loading
DCVDD		1		60	mA	DCVDD=1.25V@IOVDD=3.0v on LDO mode
	Loading current	1	-	150	mA	DCVDD=1.25V@VBAT=3.0v on DCDC mode
Low Power mode						
IOVDD	Loading current	_	_	10	mA	IOVDD=3V@VBAT = 4.2V



# 3.3 Battery Charge

Table 3-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VPWR	Charge Input Voltage	4.5	5	5.5	V	_
V <sub>bat float</sub>	Charge Voltage	4.15	4.2	4.25	V	VPWR>4.5V
I <sub>bat</sub>	Charge Current	20	_	200	mA	Charge current at fast charge mode  VBAT=4.0V@VPWR=5.0V
$ m I_{end}$	End Of Charge Current	2	_	30	mA	End of charge current
$ m V_{Trikl}$	Trickle Charge Voltage	_	3.0	-	V	VPWR>4.5V

# 3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

GPIO input	GPIO input characteristics									
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
V <sub>IL</sub>	Low-Level Input Voltage	-0.3	7-	0.3* IOVDD	V	IOVDD = 3.0V				
$V_{ m IH}$	High-Level Input Voltage	0.7* IOVDD		IOVDD+0.3	V	IOVDD = 3.0V				
High Voltage	Resistant IO input chai	racteristics								
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$ m V_{IL}$	Low-Level Input Voltage	-0.3	2,-	0.3* IOVDD	V	IOVDD = 3.0V				
$V_{ m IH}$	High-Level Input Voltage	0.7* IOVDD	-	+5V	V	IOVDD = 3.0V				
GPIO & Hig	h Voltage Resistant IO o	output characteris	tics							
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$V_{ m OL}$	Low-Level Output Voltage	_	-	0.1* IOVDD	V	IOVDD = 3.0V				
$V_{\mathrm{OH}}$	High-Level Output Voltage	0.9* IOVDD	_	-	V	IOVDD = 3.0V				



## 3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive(mA)		Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA1,PA2	HD,HD0==0,0	2.4			
PB1,PB2,PB6	HD,HD0==0,1	8	10K	10K	1. PB1 default pull up
PC4,PC5	HD,HD0==1,0	26	lok	1010	
	HD,HD0==1,1	46			2、USBDM & USBDP default
PP0(VPWR)	8 (High Voltage Resis	stant)	10K	10K	pull Down 3. internal pull-up / pull-down
USBDP	4		1.5K	15K	resistance   accuracy ±20%
USBDM	4		180K	15K	KA

### 3.6 Audio DAC Characteristics

**Audio Format: SBC** 

Table 3-6

Parameter	Min	Тур	Max	Unit	Test Conditions
Frequency Response	20		20k	Hz	1KHz/0dB
Output Swing		0.35	1.18	Vrms	32 ohm loading
THD+N		-68	/-/	dB	With A-Weighted Filter
S/N		95	101	dB	Differential Mode
		57/			1KHz/-60dB
Dynamic Range		96	101	dB	32 ohm loading
Dynamic Range		90	101	QD	With A-Weighted Filter
					Differential Mode
Noise Floor	_	6	ı	uVrms	A-Weighted Filter
					32ohm loading
DAC Output Power	-	4	43	mW	Differential Mode

### 3.7 Audio ADC Characteristics

**Audio Filter: A-Weighted** 

**Table 3-7** 

Parameter	Min	Тур	Max	Unit	Test Conditions
Demania Deman		00		σι	Fsample=44.1kHz,Gain=6dB
Dynamic Range	_	90	_	dB	Fin=1KHz 320mVrms
SNR	_	90	_	dB	Fsample=44.1kHz,Gain=6dB
THD+N	_	-70	_	dB	Fin=1KHz 320mVrms
SNR	_	84	_	dB	Fsample=44.1kHz,Gain=16dB
THD+N	_	-65	_	dB	Fin=1KHz 90mVrms



### 3.8 BT Characteristics

### 3.8.1 Transmitter

**Basic Data Rate** 

**Table 3-8** 

Paramete	Parameter		Тур	Max	Unit	Test Conditions
RF Transmit Pow	er, DH5		6	8	dBm	
RF Power Control F	Range, DH1		20		dB	25℃,
20dB Bandwidth	n, DH5		920		KHz	Power Supply
	+2MHz		-54		dBm	VBAT=3.7V
Adjacent Channel Transmit Power, DH1	-2MHz		-49		dBm	2441MHz
(BQB Test Mode +3MHz RF Tx Power=3.6dBm)			-58		dBm	4 Layer Board
Kr_1x rowel=3.0dBm)	-3MHz		-43		dBm	

### **Enhanced Data Rate**

Table 3-9

Paramete	Parameter			Max	Unit	Test Conditions
Relative Pov	ver		-1.5		dB	
	DEVM RMS		6		%	25℃
π/4 DQPSK  Modulation Accuracy	DEVM 99%		10	CX	%	Power Supply
Woddiation / wediracy	DEVM Peak	7	14		%	VBAT=3.7V
In-band spurious	+2MHz	57	-42		dBm	2441MHz
Emissions	-2MHz		-35		dBm	2DH5
(BQB Test Mode	+3MHz		-47		dBm	4 Layer Board
RF_Tx Power=3.6dBm)	-3MHz	,	-36		dBm	-

### 3.8.2 Receiver

**Basic Data Rate** 

**Table 3-10** 

Parame	ter	Min	Тур	Max	Unit	Test Conditions
Sensitivity			-91		dBm	
Co-channel Interference Rejection			4		dB	25℃,
	+1MHz		-27		dB	Power Supply
	-1MHz		-26		dB	VBAT=3.7V
Adjacent Channel	+2MHz		-41		dB	2441MHz
Interference Rejection	-2MHz		-36		dB	DH1
	+3MHz		-42		dB	4 Layer Board
	-3MHz		-34		dB	



**Enhanced Data Rate** 

Γ	a	h	l	e	3	_	1	1

Paramet	Min	Тур	Max	Unit	Test Conditions	
Sensitivity		-94	-92		dBm	
Co-channel Interference Rejection			10		dB	25℃,
	+1MHz		-27		dB	Power Supply
	-1MHz		-26		dB	VBAT=3.7V
Adjacent Channel	+2MHz		-31		dB	2441MHz
Interference Rejection	-2MHz		-27		dB	2DH5
	+3MHz		-37		dB	4 Layer Board
	-3MHz		-27		dB	

### 3.9 ESD Protection

**Table 3-12** 

Parameter	Тур.	Test pin	Reference standard
Human Body Mode	±4KV	All pins	JEDEC EIA/JESD22-A114
Machine Mode	±200V	All pins	JEDEC EIA/JESD22-A115
Charge Device Model	±1KV	All pins	JEDEC EIA/JESD22-C101F
Latahan	±200mA	All GPIO pins	JEDEC STANDARD NO.78E
Latch up	1.5xVopmax	All power pins	JEDEC STANDARD NO./8E

Note: 1.5xVopmax = 1.5 times maximum operating voltage.



# 4 Package Information

# 4.1 QFN20\_3.0x3.0




Figure 4-1 AC7023D Package





## 5 Solder-Reflow Condition




Figure 5-1 Classification Reflow Profile

### **Classification Profiles**

Table 5-1

	tion i i onies			
	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly	
	Temperature Min (T <sub>smin</sub> )	100℃	150℃	
Preheat/	Temperature Max (T <sub>smax</sub> )	150℃	200℃	
Soak	Time (ts) from (T <sub>smin</sub> to T <sub>smax</sub> )	60-120 seconds	60-180 seconds	
Average r	amp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max	3°C/second max	
Liquidous	temperature (T <sub>L</sub> )	183℃	217℃	
Time (t <sub>L</sub> ) maintained above T <sub>L</sub>		60-150 seconds	60-150 seconds	
Peak package body temperature (Tp)		See Table 5-2	See Table 5-3	
Time within 5°C of actual Peak Temperature (tp)²		10.20 gazanda		
Ramp-down rate $(T_p \text{ to } T_L)$		6°C/second max	6°C/second max	
Time 25℃	to peak temperature	6 minutes max	8 minutes max	

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5°C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.



SnPb - Classification Temperature Table 5-2					
Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>			
Thickness	< 350	≥ 350			
<2.5 mm	240 +0/-5°C	225 +0/-5°C			
≥2.5 mm	225 +0/-5°C	225 +0/-5℃			

<u>Pb-free - Classification Temperature</u> Table 5-3

Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	< 350	350 - 2000	> 2000
< 1.6mm	260℃	260℃	260℃
1.6 mm - 2.5mm	260℃	250℃	245℃
> 2.5mm	250℃	245℃	<b>2</b> 45℃

<sup>\*</sup>Tolerance:The device manufancturer/supplier shall assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C.For example 260°C+0°C)at the rated MSL level.

# 6 Revision History

Date	Revision	Description
2022.09.06	V1.0	Initial Release
2022.12.20	V1.1	Update resource description
2023.01.09	V1.2	Update Characteristics table format