Computer Systems

Week 2

Overview

This laboratory session will be focussed on building a full adder of multiple bits, and working with Flip-Flops. You should spend time reviewing the week's lecture, and watching the tutorial videos linked below.

Purpose: Building a 4 bit adder and working with Flips Flops.

Task:

Time: This lab is due by the start of your week 3 lab.

Assessment: This lab is worth 1% of your assessment for this unit, and only if demonstrat-

ed to your lab demonstrator in the week it is due.

Resources: Swin tutorials

Full-adder tutorial

Intro to Flip Flops

Submission Details

You must submit the following files to Canvas:

A document containing all required work as described below.





Instructions

- 1. Start Logisim and open a new canvas
- 2. Today you're going to build a 4 bit adder. Before you start, plan it out. Think about the parts you need. Review this week's lecture slides on full-adders, and watch the video linked under resources. Discuss it with your demonstrator if you need to.

HINT: for this task you might want to re-use your half-adder and full-adder from last week's lab.

- 3. A 4-bit adder sums together two 4-bit binary numbers. Each bit of each number is represented by a binary on/off pin. So, you will need two sets of four input pins.
 - 3.1. Layout the pins you need for each input bit.
 - 3.2. While doing this, workout the order of your bits (*Big-endian or Little-endian?*). Use labels to indicate the significance of each bit (i.e., which column, from least significant (2^o column) to most significant (2^o column).
- 4. Now start implementing your adder. Use a half-adder to add the first bits from both binary numbers, and wire up an LED to represent the output bit. We did this last week so it should now be straight forward!
- 5. Now wire-up a full-adders to add all remaining bits. Remember that a full-adder also adds the carry-in bit from the previous adder. Use an LED to show the sum output for each column.

Once complete, check its correctness by testing and filling out a truth table like the following (over page). Add the circuit screen shot and the table to your submission document:

Input A	Input B	Output
0101	0000	
0101	0001	
0101	0010	
0101	0011	
0101	0100	
0101	0101	
0101	0110	
0101	0111	
0101	1000	
0101	1001	
0101	1010	
0101	1011	
0101	1100	
0101	1101	
0101	1110	
0101	1111	

Part 2: Storing bits with Flip Flops

Any computing hardware that seeks to perform meaningful calculations using bits requires circuitry to store them - that is, circuits that can maintain a given state. In lectures we discussed Flip Flops, which are simple block circuits designed to maintain a particular binary state, and transition between binary states depending on the inputs given.

- 6. Review this week's lecture slides, and if needed, also take a look at the quick video tutorials linked under resources at the beginning of this lab sheet.
- 7. Create a clear canvas.
- 8. Using the lecture slides as a guide, wire up your own R-S Flip Flop using a pair of 2-input NOR gates (**do not use Logisim's S-R Flip-Flop!**). You should have 2 input pins, one for the "Set" pin, and one for the "Reset", and two output LEDs: Q and Q'.
- 9. When you've finished wiring it up, set both input pins to 1. The LEDs should both be dark (assuming you've wired it correctly).

Export your circuit as an image and include it in your submission document.

10. Set the pins in the following order and record the states for Q and Q'

Set	Reset	Q	Q'
1	0		
1	1		
0	1		
1	1		

- 11. Describe in a sentence, the behaviour of the circuit when one of the inputs is 1 (but not both) and why this is useful for digital circuit design.
- 12. What do you notice about the two times you set both inputs to 1. Briefly explain what is happening here and why this is an issue for digital circuit design?

Discuss 12 and 13 with your lab demonstrator and provide your answer in your submission document, along with the truth table in Step 11.

- 13. So the unclocked R-S flip flop has issues. Lets talk about the D Flip-Flop then. Review the lecture slides on the D Flip-Flop, and when you feel comfortable, wire up a D Flip Flip using AND gates and NOR gates, with output LEDS labeled Q and Q'.
 - For this you will have only 1 input pin, as well as a clock input. The clock can be pulsed on and off by clicking it with the operation pointer (the finger in the top left of screen), or you can simple enable clock ticking from the menu (under "Simulate").

Export your circuit as an image and include it in your submission document.

14. Explore the behaviour of the D Flip Flop by filling out the following truth table

Clock	Pin	Q	Q'
0	0		
0	1		
1	1		
1	0		

- 15. Briefly explain the behaviour of a D Flip Flop and how it is useful for digital circuit design.
- 16. What is the role of the clock? How does it impact the changing of state of Q and Q'?
- 17. Why is it generally preferred over the R-S Flip Flop?

Discuss 15 -17 with your lab demonstrator and <u>provide your answer in your submission</u> <u>document</u>, along with the truth table above.

18. J-K Flip Flops are like your general purpose Flip Flop because they are programmable. Review the slides on JK Flip Flops, and when you're feeling comfortable, wire up a J-K FF using NAND gates (remember we did this in the lecture!). Two of your NAND gates will need to deal with three inputs.

<u>Logisim will not be able to simulate this circuit</u>, but export your completed circuit as an image and <u>include it in your submission document</u>.

19. Complete and include this truth table for JK Flip Flops in your submission document.

J	К	Q (when clocked)	Q' (when clocked)
0	0		
1	0		
0	1		
1	1		

- 20. How can a J-K Flip Flop be made to behave like a D Flip Flop?
- 21. How can a J-K Flop Flop be made to behave like a toggle (T Flip Flop)?

Discuss these questions with your lab demonstrator and <u>provide your answer in your submission document</u>, along with the truth table in Step 20.

When complete:

- Submit your answers (screen shots, etc) in a single document using **Canvas**
- Show your lab demonstrator your working circuits in class (you must do this to get the 1%). Your lab demonstrator may request you to resubmit if issues exist.