

## Ch9(补充内容) Memory and FPGA



#### **Main contents:**

- 1. Memory types
  - Read Only Memory (ROM)

Mask ROM, PROM, EPROM, EEPROM, FLASH

Random Access Memory (RAM)

Static SRAM Dynamic DRAM

Sequential Access Memory (SAM)

FIFO, FILO

- 2. Basic functions and internal structure of ROMs
- 3. Using ROMs for Combinational Logic
- 4. SRAM and the expanding of RAM



### **Types Of ROMs**

#### Mask ROM

- Connections made by the semiconductor vendor
- Expensive setup cost, Several weeks for delivery. High volume only
- Bipolar or MOS technology

#### PROM

- Programmable ROM
- Vaporize (blow) fusible links with PROM programmer using high voltage/current pulses
- Bipolar technology
- One-time programmable

#### EPROM

- Erasable Programmable ROM
- Charge trapped on extra "floating gate" of MOS transistors
- Exposure to UV light removes charge. Limited number of erasures (10-100)




- EEPROM (E²ROM)
  - Electrically Erasable ROM
  - Not RAM (relatively slow charge/discharge)
  - limited number of charge/discharge cycles (10,000)
- Flash
  - Electronically erasable in blocks
  - 100,000 erase cycles
  - Simpler and denser than EEPROM



#### **Basic functions of ROMs**

A combinational circuit with n inputs and b outputs:






### A 4x4 multiplier using a 256x8 ROM



Hexadecimal Text File Specifying the Contents of a 4 × 4 Multiplier ROM


```
10: 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
20: 00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E
30: 00 03 06 09 0C 0F 12 15 18 1B 1E 21 24 27 2A 2D
   00 04 08 0C 10 14 18 1C 20 24 28 2C 30 34 38 3C
50: 00 05 0A 0F 14 19 1E 23 28 2D 32 37 3C 41 46 4B
   00 06 0C 12 18 1E 24 2A 30 36 3C 42 48 4E 54 5A
70: 00 07 0E 15 1C 23 2A 31 38 3F 46 4D 54 5B 62 69
80: 00 08 10 18 20 28 30 38 40 48 50 58 60 68 70 78
   00 09 12 1B 24 2D 36 3F 48 51 5A 63 6C 75 7E 87
   00 0A 14 1E 28 32 3C 46 50 5A 64 6E 78 82 8C 96
BO: 00 0B 16 21 2C 37 42 4D 58 63 6E 79 84 8F 9A A5
CO: 00 0C 18 24 30 3C 48 54 60 6C 78 84 90 9C A8 B4
DO: 00 0D 1A 27 34 41 4E 5B 68 75 82 8F 9C A9 B6 C3
EO: 00 0E 1C 2A 38 46 54 62 70 7E 8C 9A A8 B6 C4 D2
FO: 00 OF 1E 2D 3C 4B 5A 69 78 87 96 A5 B4 C3 D2 E1
```








## Two-dimensional decoding 128x1 ROM



D0




## Larger example, 32Kx8 ROM





## **MOS** Transistors as Storage elements






## **Using ROMs for Combinational Logic**

- Two views of ROM:
  - \* stores 2<sup>n</sup> words of b bits each, or
  - \* stores an n-input, b-output truth table

	n = 2			$\mathbf{b} = 4$			
Example:	<b>A1</b>	<b>A0</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<u>D</u> 0	
_	0	0	0	1	0	1	Stores 4 4-bit words, or
	0	1	1	1	1	1	<pre>stores 4 functions of 2</pre>
	1	0	0	0	0	1	input variables
	1	1	1	0	0	0	•



## Diode ROM simplified diagram



Address decode: AND array:

$$W_0 = \overline{A}_1 \overline{A}_0 \qquad W_1 = \overline{A}_1 A_0$$

$$W_2 = A_1 \overline{A}_0 \qquad W_3 = A_1 A_0$$

Store: OR array:

$$D_{0} = W_{0} + W_{1} = \overline{A_{1}} A_{0} + \overline{A_{1}} \overline{A_{0}}$$

$$D_{1} = W_{3} + W_{1} = A_{1} A_{0} + \overline{A_{1}} A_{0}$$

$$D_{2} = W_{3} + W_{2} + W_{0}$$


$$= A_{1} A_{0} + A_{1} \overline{A_{0}} + \overline{A_{1}} \cdot \overline{A_{0}}$$

$$D_{3} = W_{3} + W_{1} = A_{1} A_{0} + \overline{A_{1}} A_{0}$$



## **Example 1: using ROM to complete the function:**

 $F_{1}(A,B,C,D) = m_{1} + m_{2} + m_{6} + m_{10} + m_{11} + m_{12} + m_{13} + m_{14} + m_{15}$   $F_{2}(A,B,C,D) = m_{0} + m_{1} + m_{3} + m_{7} + m_{8} + m_{9} + m_{10} + m_{11} + m_{12} + m_{13} + m_{14} + m_{15}$ 




**ROM** store capacity:  $4 \times 14 \times 2$ 

注: 容量 = 输入数×乘积项数×输出数




Example 2: using ROM to complete the conversion from binary code to gray code, draw ROM diagram.

B3 B2 B1 B0	G3 G2 G1 G0
0 0 0 0	0 0 0 0
0 0 0 1	0 0 0 1
0 0 1 0	0 0 1 1
0 0 1 1	0 0 1 0 choose $2^4 \times 4$ ROM
0 1 0 0	0 1 1 0
0 1 0 1	0 1 1 1 input: $B_3$ , $B_2$ , $B_1$ , $B_0$ , address 4-bit
0 1 1 0	$\begin{bmatrix} 0 & 1 & 0 & 1 \end{bmatrix}$
0 1 1 1	0 1 0 0 output: $G_3 \setminus G_2 \setminus G_1 \setminus G_0$ , data 4-bi
1 0 0 0	$\begin{bmatrix} 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 0 \end{bmatrix}$
1 0 0 1	1 1 0 1
1 0 1 0	
1 0 1 1	1 1 1 0
1 1 0 0	1 0 1 0
1 1 0 1	1 0 1 1
1 1 1 0	1 0 0 1
1 1 1 1	1 0 0 0






## **Typical commercial EEPROMs**






## Microprocessor EPROM application






ROM control and I/O signals





## **ROM timing**






#### **Read/Write Memories**

- a.k.a. "RAM" (Random Access Memory)
- Volatility
  - Most RAMs lose their memory when power is removed
  - NVRAM = RAM + battery
  - Or use EEPROM
- SRAM (Static RAM)
  - Memory behaves like latches or flip-flops
- DRAM (Dynamic Memory)
  - Memory lasts only for a few milliseconds
  - Must "refresh" locations by reading or writing



#### **SRAM**




- Address/Control/Data Out lines (Reading)
- + Write Enable (WE) and Data In (DIN) (Writing)




## **SRAM** operation

- Individual bits are D latches, not edge-triggered D flip-flops.
  - \* Fewer transistors per cell.
- Implications for write operations:
  - Address must be stable before writing cell.
  - Data must be stable before ending a write.






# SRAM array





## SRAM control lines


- Chip select
- Output enable
- Write enable






## **SRAM** read timing

## Similar to ROM read timing






## **SRAM** write timing



- Address must be stable before and after write-enable is asserted.
- Data is latched on trailing edge of (WE & CS).




## Bidirectional data in and out pins




- Use the same data pins for reads and writes
  - Especially common on wide devices
  - Makes sense when used with microprocessor buses (also bidirectional)



#### Similar to ROM packages




HM628128								
12 11 10 9 8 7 6 5 27 26 23 25 4 28 3 31 2 29 0 22 0 30 24 0	A0 A1 A2 A3 A4 A5 A6 A7 A10 A11 A12 A13 A14 A15 CS1 CS2 OE	100 101 102 103 104 105 106 107	13 14 15 17 18 19 20 21					





## **Expanding memory devices**

### Examp.1: expand $64K \times 1$ RAM into $64K \times 8$ RAM




#### bit expanding : need 8 RAM chips

位扩展时,模块中所有芯片的地址线和控制线互连形成整个模块的地址线和控制线,而各芯片的数据线并列形成整个模块的数据线。



## Examp.2: expand $8K \times 8$ RAM into $64K \times 8$ RAM



## word expanding: need 8 RAM chips

字扩展时,模块中所有芯片的地址线和读写信号线互连, 扩展用的地址线可用来译码以形成对各个芯片的选择线 (称为片选线)。

注: 片选线的设计方法将确定每个芯片的地址范围。



- 1. A  $4k \times 8$  ROM has ( ) bits of storage, ( ) address bits, and ( ) output data bits.
- 2. The capacity of a 4MB SRAM is expanded to ( ) if there is a 2-bit increase in its address.
- 3.To implement a logic circuit with 4 inputs and 3 outputs using a ROM, a ( ) ROM is required, at the very least.

解析:考查要点,ch9存储器的内容。

1.  $32k;4k;8;2.2^2 \times 4MB=16MB;3.2^4 \times 3$ 



4. A 1GB DRAM has ( )address lines.

5. A  $4 \times 4$  unsigned binary multiplication can be built with a ( ) ROM.

A.  $128 \times 4$  B.  $256 \times 4$ 

C.  $128 \times 16$  D.  $256 \times 8$ 

#### 参考答案:

4. 30;

5. D解析: 4x4乘法运算,寻址线为8根,寻址能力为28=256,而数据线也为8根,故选D