




**METU EE 446  
Computer Architecture  
Laboratory**

## **Single Cycle Processor Design**



## **Laboratory Work 2 - Single Cycle Processor Design**

### **Objectives**

This laboratory work aims to practice the design of a 32-bit single-cycle processor. You will construct a datapath and control unit of the single-cycle processor like the one discussed in class. The designed processor will be able to execute all instructions in the given restricted instruction set.

During this laboratory work, you will further improve your hard-wired controller design skills by designing the controller unit of the single-cycle processor. Finally, you will embed your design into the FPGA of the DE1-Soc board and experiment with it.

To fulfill the requirements of this laboratory work, the following tasks should be performed.

The laboratory manual, where the regulations and other useful information exist, is available on the ODTUClass course page. Read that manual thoroughly. If you feel unfamiliar with Verilog HDL programming and single-cycle processor design, please refer to the corresponding lecture notes of the EE445 and EE446 courses, which are available on the course page.

For this laboratory work, you will design and implement a 32-bit single-cycle processor that executes the instruction in only one clock cycle. First, you will design its datapath and then implement the corresponding controller.

The diagram illustrates the MIPS processor architecture with the following components and connections:

- Instruction Memory:** Receives **Inst** (31:0) and **PC** (31:0). It outputs **RD** (31:0) to the **Register File** and **PCPlus4** (31:0) to the **PC** adder.
- Register File:** Receives **RA1** (31:0), **RA2** (31:0), **RA3** (31:0), and **WD3** (31:0). It outputs **R15** (31:0) to the **ALU** and **ExtImm** (23:0) to the **Extend** block.
- ALU:** Receives **SrcA** (31:0) and **SrcB** (31:0). It outputs **ALUResult** (31:0) to the **Data Memory** and **ALUFlags** (31:0) to the **Control Unit**.
- Data Memory:** Receives **ReadData** (31:0) and **WriteData** (31:0). It outputs **ReadData** (31:0) to the **Control Unit**.
- Control Unit:** Receives **PCSrc** (31:0), **MemtoReg** (31:0), **MemWrite** (31:0), **ALUControl** (31:0), **ALUSrc** (31:0), **ImmSrc** (31:0), **RegWrite** (31:0), and **Flags** (31:0). It outputs **PCSrc** (31:0) to the **PC** adder, **MemtoReg** (31:0) to the **Register File**, **MemWrite** (31:0) to the **Data Memory**, **ALUControl** (31:0) to the **ALU**, **ALUSrc** (31:0) to the **ALU**, **ImmSrc** (31:0) to the **Extend** block, **RegWrite** (31:0) to the **Register File**, and **Flags** (31:0) to the **Control Unit**.
- PC (Program Counter):** Receives **PC** (31:0) and **PCPlus4** (31:0). It outputs **PC** (31:0) to the **Instruction Memory** and **PC** (31:0) to the **Control Unit**.
- Extend:** Receives **ExtImm** (23:0) and outputs **ExtImm** (31:0) to the **ALU**.

The processor you design will not support all ARM instructions but only a restricted set listed in Table 1. For all instructions, conditional logic of **EQ**, **NE**, and **AL** are required. Thus, you only need the "Zero" flag. Condition codes defined in ARM standards are shown in Figure 3. You will implement a shifting functionality for the second operand for data processing.

**Note:** You will use the 32-bit ARM ISA format as shown in Figure 2.

2

- Instruction memory where instructions are stored
- Data memory where data is stored
- Register file
- Registers

- ALU
- Adders
- Immediate Extender
- Multiplexers
- Combinational Shifter




Figure 2: ARM ISA Format

Mnemonic	Name	Operation
ADD	Addition	$Rd \leftarrow Rn + (Rm \text{ sh } shamt5)$
SUB	Subtraction	$Rd \leftarrow Rn - (Rm \text{ sh } shamt5)$
AND	Bitwise And	$Rd \leftarrow Rn \& (Rm \text{ sh } shamt5)$
ORR	Bitwise Or	$Rd \leftarrow Rn   (Rm \text{ sh } shamt5)$
MOV	Move to Register	$Rd \leftarrow (Rm \text{ sh } shamt5)$
MOV	Move to Register	$Rd \leftarrow (imm8 \text{ rr } rot \ll 1)$
CMP	Compare	set the flag if $(Rn - Rm = 0)$
STR	Store	$Mem[Rn + imm12] \leftarrow Rm$
LDR	Load	$Rd \leftarrow Mem[Rn + imm12]$
B	Branch	$PC \leftarrow (PC + 8) + (imm24 \ll 2)$
BL	Branch with Link	$PC \leftarrow (PC + 8) + (imm24 \ll 2), R14 \leftarrow PC + 4$
BX	Branch and Exchange	$PC \leftarrow Rm$

Table 1: ISA to be implemented

Code	Suffix	Flags	Meaning
0000	EQ	Z set	equal
0001	NE	Z clear	not equal
0010	CS	C set	unsigned higher or same
0011	CC	C clear	unsigned lower
0100	MI	N set	negative
0101	PL	N clear	positive or zero
0110	VS	V set	overflow
0111	VC	V clear	no overflow
1000	HI	C set and Z clear	unsigned higher
1001	LS	C clear or Z set	unsigned lower or same
1010	GE	N equals V	greater or equal
1011	LT	N not equal to V	less than
1100	GT	Z clear AND (N equals V)	greater than
1101	LE	Z set OR (N not equal to V)	less than or equal
1110	AL	(ignored)	always

Figure 3: ARM Condition Codes

### 1.2.1 Datapath Design (30% Credits)

You are given an example architecture in Figure 1. You will implement a datapath with modules in your library that have been constructed in the scope of the first laboratory work. **Use the provided files instead of the ones you wrote.** The design will extend the datapath we discussed in the lectures. A shifter needs to be added to support data processing instructions with shift. This shifter can also be used for branches, but we built-in that functionality to the extender, as in lecture notes. Some modifications in the datapath connections are also needed for BL and BX instructions. ALU has a pass-through for the second operand that you can use for MOV.

Considering the instruction set provided in Table 1, perform the following design steps:

1. (20% Credits) Using Verilog HDL, implement the Datapath using only modules and wires; no additional logic is allowed. Show the synthesized Datapaths RTL view. No I/O signal should be floating or have a constant value, as that indicates an error.
2. (10% Credits) Explain how you added the functionalities not discussed in the lecture notes. The register shifted immediate operations, both MOV operations, BL and BX.

For the operation of the computer, a certain external signal, namely **RESET**, is also necessary. Reset resets the PC register at the next positive clock edge.

### 1.2.2 Controller Design (40% Credits)

In this step, the controller for the single-cycle processor is to be designed. It will look like the controller in the lecture slides (Figure 4) with support for new instructions and addressing modes.




Figure 4: Controller

Perform the following steps:

1. (30% Credits) Using Verilog HDL, implement the Controller. There is no restriction, and you can write it however you like. Show the synthesized Controller RTL view. No I/O signal should be floating or have a constant value, indicating an error.
2. (10% Credits) Explain how you added the functionalities not discussed in the lecture notes. The register shifted immediate operations, both MOV operations, BL and BX.

### 1.2.3 Top level for Tests (10% Credits)

Use the top-level file provided in ODTUClass to assemble the controller and datapath. This will also be used to upload your design to the DE1-SoC Board. This will make:

1. Debug register select connect to the switches and debug register output connect to one of the seven segments.
2. PC register connects to one of the seven segments.

### 1.2.4 Testbench (20% Credits)

Now that you have completed the implementation of the single-cycle CPU, it is required to verify its operation through some light programming. You will use the supplied testbench for this. **If the computer cannot execute at least the MOV immediate instruction in the testbench, you will not be admitted to the lab.**

Don't forget to give the proper signal handles to the initialization function of the testbench class. Also, you can fill in the `log_controller` and `log_datapath` functions inside the helper library for your debugging purposes. **Do not change anything inside the TB class**

**Your report must include the test bench results as a screenshot!**

## 2 Experimental Work

To upload your designs to the FPGA, you will use SystemBuilder to create a project with proper pin assignments and module initialization. DE1-SoC User manual has a short section on how the System-

Builder works.

## 2.1 Single Cycle Processor (100% Credits)

Load your processor designed in the Preliminary Work Part 1.2 to the DE1-SoC board. Load the instructions to your instruction memory using \$readmemh with the provided hex file.

Your proctoring assistant will check the design and grade you depending on how many instructions the computer can successfully execute. You can get help from the proctors but any major help decreases your performance grade.

**You must use the supplied top-level file that will connect all the necessary signals to the board's buttons, switches, and seven-segment displays**

## 3 Parts List

DE1-SoC Board