FLT V4

User Manual

Project: KATRIN

Version 1.0

Denis Tcherniakhovski

23 April 2009

Contents

| 1. | Introduction | 3 |
|----|--|----|
| 2. | | |
| 3. | Subrack Architecture | 4 |
| 4. | Backplane | 5 |
| 5. | FLT Architecture | 6 |
| 6. | KATRIN: Modes of Operations | 7 |
| | Run Mode I - standard mode | 7 |
| | Run Mode II - histogram mode | 7 |
| | Test Mode | 7 |
| 7. | A/D Conversion | 8 |
| 8. | | |
| | Gain & Offset Settings. Sequence of Settings (IPE-AB). | 10 |
| | Test Pulse Circuit | 11 |
| 9. | Filter Unit | 12 |
| 10 |). Pixel Trigger Handling | 14 |
| | Timer Unit | |
| | Pixel Trigger Transmission to SLT | |
| 11 | | |
| 12 | 2. ADC Data Storage (1M x 18bit QDRII) | 17 |
| | ADC Data Format | |
| | ADC Page Management | 17 |
| 13 | | |
| 14 | | |
| 15 | | |
| 16 | | |
| 17 | | |
| 18 | 1 | |
| 19 | | |
| 20 | | |
| 21 | | |
| 22 | 2. Appendix A | 31 |

1. Introduction

.

2. Trigger Concept

The trigger concept is developed for fast data reduction and consists of three levels-first (FLT) & second level hardware triggers (SLT) and third level trigger (TLT) implemented in software. The total front-end electronics of a telescope housed in a commercial 19" subrack that consists of 21 modules — 20 first level trigger (FLT) modules and 1 second level trigger (SLT) module — connected via monolithically backplane.

The 440 PMT signals from the camera are processed by 20 FLT boards (one board per column) with 22 input channels per board. The FLT module is partitioned by analog and digital submodules. In the following the digital part of first level trigger electronics will be described.




Figure. Trigger Concept

3. Subrack Architecture




Figure 1. 19" Subrack

4. Backplane




Figure 2 Backplane Block Diagram

5. FLT Architecture

The frontend module (**FEboard**) is separated in two submodules – Analog Board (**AB**) and digital trigger board (**FLT**) – to keep digital signal lines far away from the analog circuitry. The main tasks of FLT are

- A/D conversion of 24 incoming analog channels
- settings of gain (individually per channel) and offset (common) on the analog board
- activation of the test pulse circuits on the analog board
- on-board background measurement (noise evaluation)
- digital filtering
- threshold setting and control for each channel
- pixel trigger detection
- measurement of trigger rate for each channel
- storage of ADC data into the QDRII memory (= ADC RAM) or
- storage of energy histograms
- memory page management
- transmission of pixel trigger data to SLT
- transmission of ADC data to SLT
- overall FLT control




Figure. FLT Block Diagram

6. KATRIN: Modes of Operations

Three different measurement schemas are available depending on preset mode:

- Run Mode I (standard)
- Run Mode II (for higher trigger rates)
- Test Mode (for hardware and software test)

Run Mode I - standard mode

Active tasks are:

- Trigger logic (filter + comparator per channel)
- Trigger data storage (energy + timestamp)
- ADC traces storage
- Hit Rate Measurement

Run Mode II - histogram mode

Active tasks are:

- Trigger logic (filter + comparator per channel)
- Trigger data storage (energy + timestamp per channel) allocated into 128 pages
- ADC traces storage allocated into 128 pages a 50 us (or 64 pages a 100us and so forth)
- Histogram Unit per channel
- Hit Rate Measurement

Test Mode

... for test of the HW / FW / SW routines.

7. A/D Conversion


ADC SPI port [ADC] PCI address space = 0x000400... 0x0007FC 256 Registers

| Table 15. Memory Map Register | Addr. (Hex) | Param. Name | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) |
|---|-------------------------|----------------------|----------------|--|--|--|---|--|---|--|
| Default Notes/ Co | mments | 1 | | | 1 | | l | 1 | ı | 1 |
| Chip Configuration Registers | 00 | chip_port _config | 0 | LSB first 1 = on 0 = off (def.t) | Soft reset 1 = on 0 = off (default) | 1 | 1 | Soft reset 1 = on 0 = off (default) | LSB first 1 = on 0 = off (default) | 0 |
| The nibbles should be mirrored so that LSB- or MSB-first mode registers correctly regardless of shift mode. | | | | , | 01 | | | | chip_id | 8-bit Chip ID Bits 7:0 (AD9222 = 0x07), (default) |
| Default is unique chip ID, different for each device. This is a read- only register. | 02 | chip_grade | | | X | Child ID 6:4 (identify device variants of Chip ID) 011 = 50 MSPS 001 = 40 MSPS | X | X | X | X |
| Child ID used to di | <u> </u> fferentiate | graded device | es. | |] | | |] | | <u> </u> |
| Device Index and Transfer Registers | 04 | device_in dex_2 | X | X | X | Data Channel | H 1 = on (default) 0 = off | Data Channel G 1 = on (default) 0 = off | Data Channel F 1 = on (default) 0 = off | Data Channel E 1 = on (default) 0 = off |
| Bits are set to determine which on-chip device receives the next write command. | 05 | device_in dex_1 | X | X | Clock Channel DCO 1 = on 0 = off (default) | Clock Channel FCO 1 = on 0 = off (default) | Data Channel D 1 = on (default) 0 = off | Data Channel C 1 = on (default) 0 = off | Data Channel B 1 = on (default) 0 = off | Data Channel A 1 = on (default) 0 = off |
| Bits are set to determine which on-chip device receives the next write command. | FF | device_u pdate | Х | X | X | Х | X | X | Х | SW transfer 1 = on 0 = off (default) |
| Synchronously tra | nsfers data | a from the ma | ster shift i | register to | the slave. | l | l | 1 | l | <u> </u> |
| ADC Functions | 08 | modes | X | X | X | X | X | | | Internal power- down mode 000 = chip run (default) 001 = full power- down 010 = |

| | | | | | | | | | | standby 011 = reset |
|--|----|-------|---------|---|--|--|---|--------------------------------|--|---|
| Determines various generic modes of chip operation. | 09 | clock | Х | X | X | Х | Х | X | X | Duty cycle stabilizer 1 = on (default) 0 = off |
| Turns the internal duty cycle stabilizer on and off. | OD | | test_io | User test mode 00 = off (default) 01 = on, single alternate 10 = on, single one 11 = on, alternate once | et PN long gen 1 = on 0 = off (def ault) | Reset PN short gen 1 = on 0 = off (default) | Outputs an 0001 = mid -FS short (PN 23 seq word toggle 1010 | 0 = 1× sync 1 requency (for | etion 0000 = 0 0010 = +FS s ter board out = PN 9 0111 r input 1001 1011 = one b | off (default) hort 0011 = put 0101 = = one/zero = one/zero bit it high 1100 = |

When set, the test data is placed on the output pins in place of normal data.

Deserializer



8. Control of Analog Board

Gain & Offset Settings. Sequence of Settings (IPE-AB).

Several gains and common offset on the analog board are controlled by three octal (3*8=24) 12bit DACs MAX5306 (for gains) and one 12bit MAX5530 (for offset) connected as a chain via SPI bus to the CFPGA.

Gain and Offset values may be set / read as

- a block of 25 words (a common offset word + 24 individual gains) or
- sequence of single access to OffsetAddr address (0x00080000) followed by a block of 24 gains addressed to GainStart address (0x00080001) or
- sequence of single accesses

Loading of data is initiated from CFPGA at the end of write access. After the last word is written the unit is busy for ~ 180 usec (due to serial data transmission).

| PCI Addr | Chan | Addr | D | Data | | |
|------------|------|------|-------|------|-------------------|--------|
| base | # | RAM | 31 15 | | 11 0 | |
| 0x00080000 | - | 0x00 | | | Offset | 0x0800 |
| 0x00080004 | 0 | 0x01 | | | Gain Ch1 | 0x0800 |
| 0x00080004 | | | | | Gain Ch2 | 0x0800 |
| 0x00080004 | | | | | | |
| 0x00080004 | 23 | 0x18 | | | Gain Ch24 | 0x0800 |
| | | 0x19 | | 0x80 | 000 update offset | 0x8000 |
| | | 0x1A | | 0xFI | FFF update gains | 0xFFFF |
| | | 0x1B | | 0xFI | FFF update gains | 0xFFFF |
| | | 0x1C | | 0xFI | FFF update gains | 0xFFFF |

Table GainRAM Format

Test Pulse Circuit


The test pulses are used to test the analog channels and trigger logic. The SLT module provides the pulse shape and timings, the FLT switches the several channels on / off depending on the test pattern stored in the internal memory.

The internal FIFO **TP_MEM** consists of 128 words of 25-bits (22+2 outputs + repeat flag). Each word represents the state of the 22 test pulses outputs. The 50ns long strobe on the TPulse line forces the next memory word (AND-masked with TestPulseEnable) to be put on the FPGAs output and increments the address afterwards. The bit 24 (= repeat flag) marks the end of pattern and cause the restart of read pointer. This may be used to build the repeat-loops.

A write of 0x02----- (data bit25 = 1) to any gain address causes a reset of the read pointer.

TP_switch = TP_MEM_OUT AND TestPulseEnable; TP_EN = 0 when TestPulseEnable = 0;

The amplitude and shape of the pulse are given by the SLT module. The output of test pattern is delayed with respect to begin of the TPulse-strobe by 100ns.



The **TP_MEM** can be used as well as direct test pattern for the pixel trigger, if registers PixelTriggerMode, PixelSettings1, PixelSettings2 are set accordingly (see Pixel Trigger Unit). In this case each 24bit pixel trigger word is replaced by 24 output bits of **TP_MEM**.


TestPatMem - Test Pattern Memory 128x32 PCI address = 0x001100

| Addr. | 31 26 | 25 | 24 | 23 0 |
|-------|-------|-----|-----|----------------------|
| 0x00 | 0 | rst | rep | Test pattern (first) |
| | 0 | rst | rep | |
| | 0 | rst | rep | |
| 0x7F | 0 | rst | rep | Test pattern 128 |

Table TP_MEM Format

9. Filter Unit


Two cascaded FIR shaping filters are used in the actual KATRIN design to provide the accurate amplitude (Filter I) and time stamp (Filter II) of a pulse. A pixel trigger occurs when the extracted amplitude (represents the energy of particle) exceeds the threshold (adjustable). Both filter parameters – shaping time L and gap length N - are adjustable as shown below:



Frequency Response, 1st stage

| Parameter | Label | Range | Interpretation |
|-------------|-------|-------|--|
| ShapingTime | L | 28 | L^2 : 2 \rightarrow 4, 3 \rightarrow 8, 4 \rightarrow 16, 5 \rightarrow 32, 6 \rightarrow 64, 7 \rightarrow 128, 8 \rightarrow 256 |
| GapLength | N | 07 | N : 07 Note: N=0 if L \rightarrow 256 |

All parameters are in units of the time atom (50ns).



Filter & Pixel Trigger Implementation

An internal FIFO is used for delay element Z^{-x} . The depth of FIFO is limited to 512, so maximal delay (2 * shaping time + gap length) is 512. This means also that settings of ShapingTime = 8 (256) and a gap non-zero would excess the maximal FIFO length. To avoid the overflow - when ShapingTime is set to 256 - the GapLength parameter will reset automatically and an warning flag at bit2 of **PStatus** is set.

PCI address = 0x00000038

| Bits | Function | Description | | |
|---------|-------------|--------------------------------------|--|--|
| Bit 0 | StoreData | store data into external RAM (QDRII) | | |
| Bit 1 | RunADC | start ADC sampling | | |
| Bit 2 | FilterRun | run the filter unit | | |
| Bit 3 | TriggerRun | run the trigger unit | | |
| [07:04] | GapLength | max. 7! | | |
| [13:08] | ShapingTime | min. 2! shaping time | | |
| [15:14] | 00 | reserved | | |
| [31:16] | | reserved | | |

Table RunParam Register

$PCI \ address = 0x00002080$

| 31 | 20 | 19 | | 0 |
|----|----|----|-----------------------|---|
| | | | Threshold (channel i) | |

Table Threshold Format

An example right shows behavior of the filter parameterized with

ShapingTime = $4 (2^4 = 16)$, GapLength = 5 and Threshold = 19200.

The measured energy is the height of trapeze (triangle if GapLength=0) delivered by first stage of the filter.

The first condition is met because of energy > threshold.


The second trigger condition occurs when sloping curve of Filter II crosses zero.

The gradient at zero point determines the most precise time point as given be clock of 20Mhz. This allows a time stamp resolution of $t_{\rm cyc}$ / 2 = 25 ns.

The **time precision bit** marks the appropriate half:

'0' - left half

'1' - right half



10. Pixel Trigger Handling

A Pixel Trigger occurs in FPGA8 when filter output exceeds the threshold. A trigger bit as well as energy value and two time precision bits packed to a telegram are sent serial (each channel individually) to CFPGA to store there the trigger data, measure the hit rate and to send these further to the SLT via 240Mbit/s serial LVDS link.

The transmission of a telegram takes 300ns, so the equal **dead time** after a trigger is to respect for the very short filter lengths (<2).


When the CFPGA detects the first bit of a trigger telegram it takes the actual timer state and stores this together with received data into EventFIFO.

Timer Unit

The timer in CFPGA consists of two counters:

- 13 bit second counter and
- 25 bit subsecond counter

The second counter can be set by SW and increments with every SecStrobe pulse. The subsecond counter runs with internal 20MHz clock and restarts after every SecStrobe pulse.



Pixel Trigger Transmission to SLT

The CFPGA sends a pixel trigger word filled out with start and parity bits to the central card (SLT) every 100 ns. The start of transmission is synchronized to the internal 10MHz.

| 23 | 22 1 | 00 |
|----|----------------------|----|
| S | Pixel Trigger[21:00] | P |

Table Pixel Trigger Link. Data Fomat.

S Start Bit '1' P Parity Bit (odd)

Several pixel triggers can be tied to a fixed value or replaced by different test pattern before sending to SLT. This may be useful to mark the damaged pixels and for tests. Both **PixelSettings1&2** registers define the state of the outgoing pixel triggers:

| PCI address | 31 22 | / <i>/</i> 1 | 0 |
|-------------|-------|----------------|---|
| 0x000030 | 0 | LSBits[21:0] | |
| 0x000034 | 0 | MSBits[21:0] | |

Table PixelSettings1/2 Registers

The state of a pixel trigger is defined thus as:

| | O . O. P | |
|-------|----------|--|
| MSBit | LSBit | Pixel Trigger Output |
| 0 | 0 | normal state |
| 0 | 1 | test pattern taken from the TestPatternMem |
| 1 | 0 | always 0 |
| 1 | 1 | always 1 |

11. Trigger Data Storage (internal DP-RAM)

For each trigger event following data should be stored for readout:

- energy interpretation of event
- precise time stamp of occurrence
- to 100 us deep corresponding ADC trace (in Run_I mode only, else histogram) The paging schema is used to handle the bursts of triggers. The page lengths are 512 per board and 64 per channel. All incoming pixel trigger are OR-ed together to an overall trigger event whose occurrence causes an increment of the write pointer and storage the appropriate data into the EventFIFO, consists of EventTable and PageTable (see below).

EventFIFO is organized as FIFO (depth of 512), so only one (latest) item can be read by SW. Event Status register shows the current number of triggers (= write pointer) and read accesses (= read pointer). The overflow behavior of the FIFO is selected by setting of bit 24 of Control Register:

'1' – stop when full,

'0'-enable overflow

EventFIFO Status Register

| 31 | 25 16 | 15 | 9 0 |
|------|---------------|-------|--------------|
| over | write pointer | empty | read pointer |

While 'fifo not empty' is observed, the program reads the last entry consisting of time stamp and channel list (multiple pixels can trigger simultaneously), decides on the channel number and gets then (under specification of channel number) the corresponding page number. When channel and page indexes are known, appropriate energy and ADC trace data can be read (ADC data in Run_I mode only).

Event Table (512x64)

8 blocks

| EventID | Channel Map | Time Stamp | | | | | | |
|---------|-------------|-----------------|--------------------|----|--|--|--|--|
| (9bit) | (24bit) | Seconds (13bit) | Subseconds (25bit) | , | | | | |
| Address | 63 40 | 39 27 | 26 | 10 | | | | |
| 0 | | | | | | | | |
| 1 | | | | | | | | |
| 2 | XXXXX | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| 511 | | | | | | | | |

Page Table (512 x 24channels x 6bit)

16 blocks

| Event | | | | | | | | Pa | ge I | Nun | ıbeı | r of | Ch | ann | els | 1 | 24 | | | | | | |
|-------|---|---|---|---|---|---|-----|----|------|-----|------|------|----|-----|-----|----|----|------|------|----|----|----|----|
| ID | 1 | 2 | 3 | 4 | 5 | 6 | 7 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 3 19 | 9 20 | 21 | 22 | 23 | 24 |
| 0 | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | | | | | | | | | |
| 2 | | | N | N | | | | | N | N | | | | | | N | | | | | N | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | N | | | | | | | | | | | | | | | | |
| 511 | | | | | | | | | | | | | | | | | | | | | | | |

Energy Table (per channel)

| ~ 4 | | | |
|-----|----|----|----|
| 24 | hl | nc | ZC |
| | | | |

| | Page N | Energy (20bit) |
|---|--------|----------------|
| | 0 | |
| | 1 | |
| | | |
| | | |
| • | 63 | |

ADC traces (per channel)

| extern. | Δ | n n | A 1 / |
|---------|----------|-----|-------------------|
| evtern | | кк | Δ ∇ |
| | | | |

| Page | e N | ADC traces |
|------|-----|------------------------------------|
| | 0 | block of 2048 ADC samples a 16 bit |
| | 1 | block of 2048 ADC samples a 16 bit |
| | | |
| | | |
| | 63 | block of 2048 ADC samples a 16 bit |

Event Handling Procedure

Observe the event status

Handle event i


Read EventTable
Get the channel list a time stamp

Which channel(s) has(have) triggered? Select channel number

Get the page number

Read corresponding energy

Read corresponding ADC data
If multichannel trigger select next channel



12. ADC Data Storage (1M x 18bit QDRII)


ADC Data Format

Three 1Mx18 synchronous QDRII RAMs are used to store the ADC data of 24 channels. The address space of each SRAM is partitioned into 64 pages a 2K words. Normally (no trigger occurred) the ADC data are written into the actual page organized as a ring buffer (depth 2048). The 2K data frame as shown below consists of the ~100us history and may be read out as block or via single.

Each data word consist of 12 bit ADC data and four auxiliary flags:

| 15 | 14 | 13 | 12 | 11 | 0 |
|----|-----|----|----|------------------|---|
| PT | Inh | AF | - | ADC Value 0 4095 | |


PT Pixel Trigger flag
Inh global Inhibit flag
AP Append this Page flag



ADC Page Management

Each channel has a simplified page management implemented as a free running trigger counter. The number of the actual page (0...63) equates to the trigger count (0...63) which increments delayed after post-trigger time (**PostTrigTime**). When a

next trigger (i+1) occurs during the post-trigger time of previous trigger (i), the page number increases immediately (i+1) and flag **AppendThisPage** (bit13) is set to mark the pile-up.




13. Histogram Unit

For higher trigger rates (above ???kHz) the standard mode (Run_I) is not capable handling several events. The histogram mode (Run_II) can be used in order to determine the energy distribution of each channel.

Histogramming Schema

The energy range and resolution are adjustable using **E_Min** and **E_Bin** parameters to get a best fit to expected energy spectrum. To limit the readout time two margins **FirstEntry** and **LastEntry** marking an area that contains data are calculated by hardware. Every bin of the histogram contains a 32 bit counter.



If e(i) is the measured energy of a trigger (i), then the appropriate bin is calculated as $B_i = (e - E_Min) >> E_Bin$

All triggers that don't match the defined range will be absorbed into the bins B_0 and B_{N-1} respectively. If no triggers are observed during the measurement period **HistMeasTime**, 'page not empty' flags in **pStatus** registers remain zero.

The histogram building works without dead-times during readout. For this reason two memory fields (two pages) are used per channel – one working area to build the actual histogram and one containing last measurements for readout. Both pages are toggled after programmable time **HistMeasTime**.

Bits 29...28 – bit28 histogram mode HM and bit 29 clear mode CM - determinate behaviour of the histogram unit. At the end of measurement period the readout page can be cleared to cleanup the old data and begin the histogram ab initio. The cleanup can start either automatically by hardware (clear mode CM = '0') or by user (CM='1'). If the readout page was not cleared by user (in clear mode '1') in sufficient time the histogram unit stops when HM = '1'. Set the CM='1' and HM='0' causes further accumulating of histograms. The 'age' of a histogram is shown in registers **HistRecTime** and **HistNofMeas**.

Programmable settings:

E_Min HistgrSettings [19:00] histogram begin

E_Bin HistgrSettings [23:20] $0...15 \rightarrow 0, 1, 2, 4, 8, 16... 32K$

HistMeasTime HistMeasTime[31:00] 0...2^32-1 sec

HistgrSettings [29]

HM HistgrSettings [28] histogram mode: '0' continuous,

'1' stop if not cleared before clear mode: '0' automatically,

'1' clear by user

Control bits:

CLR Command[17] clear histogramming page

Status:

CM

HistRecTime second counter 0...HistMeasTime-1
HistNofMeas HistNofMeas number of measurement cycles

FirstEntry HistLastFirst[15:00] first bin LastEntry HistLastFirst[15:00] last bin


page not empty pStatusABC[19:12] a flag per channel

Fixed parameters:

 \overline{N} of bins = 2048

MaxHistCount = 2^32-1 (32bit)

Timing:



14. Hit Rate Measurement

The trigger rate is measured periodically for all enabled channels. The measurement time is programmable in range of T_{count} = 1, 2, 4, 8, 16 or 32 sec.

The overflow of some counters will cause an interrupt flag. The hit rate measurement is disabled after reset and can be started for each channel separately by setting **HitRateMeasEnable** register. While **Veto** is active all hit rate counters keep unaltered.

PCI start address = 0x00080100

| 31 | 24 | 16 | 15 | 0 |
|----|----|--------|--------------|---|
| | | HRover | HitRate (Hz) | |

Table Hit Rate Memory Data Format

PCI address 0x00000048

| 31 24 10 15 3 | 0 |
|---------------|---|
| 21 10 12 | |

Table HitRateMeasParameters

 $T_{count} = 0 ... 15 (0 \rightarrow 1 \text{ sec}, 2 \rightarrow 2 \text{sec}, 3 \rightarrow 4 \text{sec}, 4 \rightarrow 8 \text{sec}, 5 \rightarrow 16 \text{sec}, 6 \rightarrow 32 \text{sec})$

PCI address 0x00000024

| 31 | 23 | 0 |
|----|--|---|
| | Enable Bits: '1' enabled, '0' disabled | |

Table HitRateMeasEnable

15. Interrupt Logic

Two-level interrupt mechanism is implemented at the FLT hardware layer. Level 0 interrupt (transmitted via INT line) signals some error cases in FLTs. Four possible error flags – bits [3:0] - are allocated for it.

Level 1 interrupt (SpareOut P2.D2 line) is used to inform SLT about the transaction status.

Interrupt signals on the backplane are active (low) when INT = IntrptSources[3:0] & not IntrptMask[3:0] SpareOut = IntrptSources[7:4] & not IntrptMask[7:4]

PCI address = 0x000014

| 31 | 29 | 28 | 24 | 23 | 16 | 15 | 8 | 7 | 0 | | |
|----|----|-----------|----|---------|----|----|----|--------|------|----------|---------|
| 0 | 00 | 0 Slot ID | | Slot ID | | 0x | 00 | Intrpt | Mask | Intrpt S | Sources |
| - | | RO | | | | | W | | .0 | | |

Table Interrupt Register. Bit Settings.

Interrupt Sources

| ConfigError | Error0: FPGA configuration failed |
|-------------|--|
| SyncError | Error1: Second strobe in an unexpected time window |
| HitRateOver | Error2: hit rate counter(s) overflow |
| ParamError | Error3: settings conflict |
| Action1Done | |
| Action2Done | |
| Actios3Done | |
| Action4Done | |
| | SyncError HitRateOver ParamError Action1Done Action2Done Actios3Done |

16. KATRIN: FLT Register Overview

Status – FLT Module Status Register

PCI address = 0x000000

| 21 | | | | | | | 00 | | 450 | _ | | | _ | | | |
|-----|-----|----|---|---|---|---|----------|----|------|-----|-----|-----|---|---|---|---|
| 31 | | | | | | | 23 | 16 | 15 9 | 8 | 7 6 | 5 4 | 3 | 2 | 1 | 0 |
| IRQ | h | h | F | Α | Α | Е | interrup | t | | Bsy | AB | AB | U | Р | Р | Р |
| | Clr | Pg | F | F | Е | F | sources | 3 | | | HW | FW | Р | 2 | 1 | F |

00

01

10

11

FZK HEAT

FZK USCT

ITALY HEAT

FZK KATRIN

PF power fail

P1 PLL1 unlocked
P2 PLL2 unlocked

UP unlock phase 10MHz

ABFW Firmware: type of analog board ABHW Hardware: type of analog board

SNE BoardID error flag
Bsy action busy flag

EF eventFIFOstatus: empty flag

AE eventFIFOstatus: almost empty flag
AF eventFIFOstatus: almost full flag

FF eventFIFOstatus: full flag

hPg histogram page toggle bit hClr histogram cleared flag

IRQ interrupt request

Control - FLT Module Settings

PCI address = 0x000004

| 31 | 25 | 24 | 23 | 20 | 19 | 16 | 15 | 5 | 4 | 3 2 | 1 | 0 |
|----|----|------|----|----|----|----|----|---|-----|-----|-----|------|
| | | fBeh | | | mo | de | | | TPE | 0 | LED | stby |

LED set 1 to switch LED off

stby FLT standby mode

TPE enables the Test Pulse activities

mode mode of operation: '00' - standby, '01' - Run I, '10' - Run II, '11' - test

fBeh FIFO behaviour : '0' - enable overflow, '1' - stop when full

Command - FLT Command Register

PCI address = 0x000004

| 31 | | 17 | 16 | 8 | 7 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|--------|----|-----|-------|---|---|---|-----|
| swTr | r | rstPg | rPoint | LG | | rstTp | | | | swR |

rstTP reset TestPulse pointers

swR set interrupt request (for test)

LG load gains now rPoint reset pointers rstPg reset pages swTr SW trigger

Version Number – FLT Version Management PCI address = 0x00000C | 0x000010

| PCI Addr | 31 | Version Number | 15 | 8 | 7 | 0 | |
|-----------|-----------|----------------|---------|---|-----|--------|-------|
| 0x000000C | Project N | Doc Revision | Version | | Rev | rision | CFPGA |
| 0x0000010 | Project N | Doc Revision | Version | | Rev | rision | FPGA8 |

Project N 1 for Auger / HEAT

Board ID

- unique Silicon Serial Number

PCI address = $0x000014 \mid 0x000018$

| PCI Addr | 31 | | 24 | 23 | 16 | 15 | | 0 |
|------------|-------|---------|----|----|---------|--------|-----------------|---|
| 0x00000018 | | | | | BoardID | [31:0] | | |
| 0x0000001C | crcok | Slot ID | | | 0 | | BoardID [47:32] | |

IntMask

- Interrupt Mask Register

PCI address = 0x00001C

| 31 24 | 23 | 0 |
|-------|----------------|---|
| 000 | Interrupt Mask | |

IntRequest

- Interrupt Sources

PCI address = 0x000020

| 31 | 29 | 28 | 24 | 23 | 0 |
|----|----|-----|-----|----------|------------|
| | | Slo | tID | Interrup | ot Sources |

hrMeasEnable - Enable Hite Rate Measurement

PCI address = 0x000024

| 31 | 22 | 1 | 0 |
|----|----|----------------------|---------------------|
| | | '0' – disabled (defa | ult), '1' – enabled |

PixSettings - Pixel Trigger Output Settings 1 & 2

PCI address = 0x000030 | 0x000034

| Address | 21 0 |
|----------|--------------|
| 0x000030 | LSBits[21:0] |
| 0x000034 | MSBits[21:0] |

MSBit(i) LSBit(i) Pixel Trigger(i) Output

0 0 normal state

0 1 test pattern taken from the TestPatternMem

1 0 always 0 always 1 1 1

| AccessTestReg - Communica PCI address = 0x000040 | ition Test Register | |
|--|---|--------|
| 31 | | 0 |
| no et | fects | |
| SecTimer - second counter PCI address = 0x000044 | | |
| 31 | | 0 |
| set time to / g | et actual time | |
| PCI address = 0x000048 | for Hit Rate Measurement | |
| 31 24 16 | 15 | 3 0 |
| zero HRsampl | zero | HRmeas |
| · | ong triggers) 2sec, 3 → 4sec 5 →16se gram measurement period | · |
| 31 | | 0 |
| | n seconds | |
| PCI address = 0x000050 31 time in s histNofMeas PCI address = 0x000054 - number of h | nter in range of 0 to histMe seconds nistogram measurement cy | 0 |
| 31 | <u> </u> | 0 |
| time in s | seconds | |
| PCI address = 0x000058 | time in bins of 50ns. | |
| 31 | - (FO: | 0 |
| post-trigger tim | ne (50ns steps) | |
| Offset - analog offse PCI address = 0x001000 | | |
| | 11 | 0 |
| | common | orrset |
| Gain - adjustable of PCI address = 0x001004 | gain value per channel | |
| | 11 | 0 |
| | gai | n |
| | | |

HitRate

- Hit Rate Memory 24x32 (indiv. channel)

PCI address = 0x001100

| 31 | 17 | 16 | | | | | | | | | 0 |
|----|----|----|--|----|-----|------|------|------|-----|--|---|
| | Ov | | | me | ası | ırec | d hi | t ra | ite | | |

Ov overflow flag

TestPattern

- Test Pattern Memory 128x32

PCI address = 0x001100

| 31 | 25 | 24 | 23 | 0 |
|----|----|-----|--------------|---|
| | | rep | Test pattern | |

rep repeat flag

pStatusA, pStatusB, pStatusC - Peripheral Status Registers

PCI address PStatusA = 0x002000, PStatusB = 0x00A000, PStatusC = 0x02A000

| 31 28 | 27 20 | 19 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | ფ | 2 | 1 0 |
|-------|-------|------------------|----|----|---|---|---|---|-----|----|---|-----|------|
| FID | | Histogram: | Q | Q | Р | Р | | | h | h | | err | run |
| | | 'page not empty' | Ε | D | 2 | 1 | | | Clr | Pg | | F | mode |

P1 PLL1 unlocked

P2 PLL2 unlocked

QD QDR-II DLL unlocked (QDR RAM don't deliver the clock)

QE QDR-II self-test error flag

mode mode of operation (copy of Control register bits17,16)

errF error: invalid filter parameters

hPg actual histogram Page (copy of Status register bit28)

hClr cleared flag (copy of Status register bit29)

FID PFPGA number "00"-A, "01"-B, "10"-C

RunControl - Global Settings / Run Parameters

PCI address = 0x000038

| Bits | Function | Description |
|---------|--------------|---------------------------------------|
| Bit 0 | StoreData | store data into external RAM (QDRII) |
| Bit 1 | RunADC | start ADC sampling |
| Bit 2 | FilterRun | run the boxcar filter & trigger units |
| Bit 3 | | reserved |
| [07:04] | GAP length | Length of filter gap |
| [13:08] | FilterLength | min. 2! shaping time |
| [15:14] | 00 | reserved |
| [31:16] | | reserved |

HistgrSettings

- Histogram Parameters

PCI address = 0x00003C

| Bits | Function | Description |
|---------|----------|-----------------------------|
| [19:00] | E_Min | |
| [23:20] | E_Bin | expected offset of ADC data |
| [30:28] | | reserved |
| bit 28 | HM | Mode of histogram |
| bit 29 | CM | Clear mode |

Energy

- energy value of last trigger (indiv. channel)

PCI address = 0x002040

| 31 | 20 | 19 0 |
|----|------|--------|
| | zero | energy |

histFirstLast

- histogram : first and last bins (indiv. channel)

PCI address = 0x002044

| 31 16 | 15 0 |
|-----------|------------|
| LastEntry | FirstEntry |

Threshold - Pixel Trigger Threshold (indiv. channel)

PCI address = 0x002080

| 31 20 | 19 18 | 17 0 |
|--------------------------|-------|------------------|
| Previous (12 lower bits) | 0 0 | Actual Threshold |

ADCsettings - ADC settings / status info

ADCsettings = 0x000400 ADCsettingsB = 0x010400 ADCsettingsC = 0x050400

| ADOSCILINGS - 0x000+00 ADOSCILINGSD - 0x010+00 P | AD OSCILINGS O | - UXUUUTU |
|--|----------------|-----------|
| | 7 | 0 |
| | ADC by | yte |

17. In-Crate Communication, PE-Bus.

PE-Bus Address Format

| 3 | 3 | 2 9 | 2 8 | 2 7 | 2 | 2 5 | 2 4 | 2 | 2 2 | 2 | 2 | 1 9 | 1 8 | 1 7 | 1 | 1 5 | 1 4 | 1 | 1 2 | 1 | 1 | 0 | 0 | 0 7 | 0 | 0 5 | 0 | 0 | 0 | 0 | 0 |
|---|----|--------|-----|--------|---|-----|-----|-----|-----|---|----|--------|-----|--------|----|--------|-----|-----|-----|---|---|----|----|--------|----|--------|----|---|---|---|---|
| | sl | ot | id | | | cha | anı | nel | | Z | D | S | Z | р | ag | e n | un | nbe | r | | | lo | we | er a | dd | res | SS | | | Z | Z |
| • | 12 | 20, | 31 | | (| 02 | 23, | 31 | | 0 | 0. | .3 | 0 | | (| 0 | .63 | , | | | | | | | | | | | | 0 | 0 |

PCI Address Format

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|---|---|-------|----|---|---|----|-----|-----|---|----|------|----|-----|-------|-------|------|-----|-----|---|---|---|---|---|
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | S | lot i | d | | | ch | anr | nel | | D | S | | | | low | er a | ddr | ess | | | | Х | Х |
| | 1 | 20, | 31 | | | 0 | 23, | 31 | | 0. | .3 | | | | | | | | | | | | |
| | | 21 | | | | | | | | se | ee S | LT | spe | cific | catio | on | | | | | | 0 | 0 |

x - unused

z - for future

DS – Destination Select

00 - CFPGA Registers (global Registers, analog settings etc.)

01 - CFPGA Memory: iRAM (TestPattern, HitRate), SODIMM

10 - Periph. Registers (Thresh, Settings, ADC-SPI settings, Statistics etc.)

11 - Periph. Memory (QDR, iRAM)

lower address

10 bit + "00"

Channel address

0-23 select channel

31 all channels

Example:

```
long get_address (long slot, long base_addr) {
  return (slot<<19 + base_addr);
}
long get_address (long slot, long channel, long base_addr) {
  return (slot<<19 + channel<<14 + base_addr);
}</pre>
```

18. FLT Address Map


| Name iAdd Description 31 30 29 28 27 26 25 24 | 31 30 29 28 27 26 25 24 | 30 29 28 27 26 25 24 | 30 29 28 27 26 25 24 | 28 27 26 25 24 | 27 26 25 24 | 26 25 24 | 25 24 | | | 23 | 22 21 | 20 | 19 18 | B 17 16 | Bits 15 | 14 | 13 12 | 11 10 | 6 0 | 80 | 2 6 | ro , | 8 | 2 | 0 |
|--|-------------------------|----------------------|----------------------|-----------------------------|-------------|--------------|--------------|---|-----------------|----------|--|-------------------------|--|------------------|-----------------|--|--|-----------------------|-----------------------|------------------|---------------------------------|--------------------------------------|----------------|-------------------|----------|
| Module Status irq hCir | irq | hClr | hClr | i h | | hPg FF | AF | AE | EF | | int | interrupt s | sources | | | | $\frac{1}{2}$ | | | Bsy | ABHW | ABFW | V UP | P2 | P1 PF |
| Command Ox002 Command Ox002 Command Ox002 Command Ox003 Co | | swTr | | | | | | | StFF | | | | mode of operation | operation Regint | _ = | | | | | 51 | | T S | TPE | 7 | LED Stby |
| 0x003 CFPGA Version | | | Project | ect | | | | | | Do | Doc Revision | uc | | | | | CFPGA- | CFPGA-Version | | | | CFPG | CFPGA-Revision | ion | |
| 0x004 FPGA8 Version | | Project | Project | ect | | | | | | Do | Doc Revision | uc | | 1 | - | | FPGA8- | FPGA8-Version | | \dashv | | FPG/ | FPGA8-Revision | ion | |
| December 25 | crcok | | | | | | SlotID | ٥ | | | | 0 | | Boar | Board ID [31:0] | <u>.</u> | | | Bo | Board ID [47:32] | 47:32] | | | | |
| 0x007 | • | , | | | | | | | | | | | | | | | Interru | Interrupt Mask | | | | | | | |
| Intrequest Uxuus uxuus Hamase HD mass | | - | - | | | | SIOTIO | <u>_</u> | l | - | ŀ | | | | Ï | Interrupt Sources Hit Date Measurement '0' - disabled | Idnuerrupi | Interrupt Sources | dieablod | 14. | polyed | | | | |
| 0x00B | AE | Т | Т | Т | | | | | | | read | read pointer | | | | FF | : AF | | | | | write pointer | nter | | |
| 0x00C Behavior of the | | П | П | П | H | П | | Ц | Ц | | | LSBi | LSBits[21:0] | | 00 | "00" - normal | T 1 | | - | 0 | "01" - test pattern | pattern | | | |
| PixelSettings2 0x00D Pixel Trigger PixelSettings2 0x00D Pixel Trigger | kel Trigger | | | | | - | | _] \$ | | _ | | MSBi | MSBits[21:0] | T | _ | "10" - always 0 | | Filtor I onoth | 4#5 | ٢ - | "11" - always 1 | - always 1 | 1 | 01 | ac av |
| gs 0x00F | CM | | | | M | | | | | | Histogram: E_Bin | _Bin | | | | | | Histog | Histogram: E_min | min | 5 | 5 | | | |
| | N 32bit | | | | | | | | | | | 32bi | 32bit access Register for Test of Communications | Register f | or Test | of Comm | nunicatio | ns | | | | | | | |
| | | | | | | | | | | | | | second Counter: Set I Ime I o / Actual I Ime | ounter: | seriime | elo/Actu | nailime | | | | | | | | |
| nrcontrol 0x012 HR MeasParam. HistMeasTime 0x013 Histor:MeasPeriod | tweasParam. | | | | | | | | | | HK Sa | HK sampling period | set l | Histarm | AeasTim | set HistarmMeasTime (in sec) | | | zero | | | | Ŧ | нк measur. period | beriod . |
| 0x014 | tgr:MeasPeriod | | | | | | | | | | | | get F | HistgrmR | ecordTi | ime (in se | ec) | | | | | | | | |
| 0x015 | itgr:Number | | | | | | | | | | | | Histo | ogram: n | umber | Histogram: number of page changes | hanges | | | | | | | | |
| PostTrigTime 0x016 | | | | | | | | | | | | | | | | | | | | | PostTriggerTime 02047 | gerTime | 02047 | | |
| _ | mmon offset | | | | | | | | | | | | , | | | | | | | ٩ | Offset value 0 4095 | ue 0 40 | 95 | | |
| T | iv. gain | | | | | | - 1 | | | | | | | | | | | | | | Gain Ch | Gain Channel 1 | | | |
| HIRate UXU40 Indiv. nit rate TestDattern 0x100 partem sed | liv. nit rate | - | | - | - | L | | Ĺ | ron | | | | | ò | | | Tost Dattorn | | asured H | IIt Kate (| Measured Hit Kate Channel 1 | | | | |
| 0×200 | | | - | | | _ | | | 200 | | Chan | Channel Map | | | | | 3 | | | | Š | Seconds[12:5] | 12:51 | | |
| | Seconds[4:0] | Seconds[4:0] | Seconds[4:0] | nds[4:0] | 0] | H | | | | | | | | | SabSe | SubSeconds[24:0] | 4:0] | | | | | | | | prec. |
| eventFIFO3 0x202 per channel | rchannel | | | | | \downarrow | | | | | | | | H | | | | | - | | | | Pa | Page# | |
| 00700 | 31 30 29 28 27 | 30 29 28 27 | 30 29 28 27 | 28 27 | 27 | - | | 25 | 54 | 23 | 22 21 | 20 | 19 18 | 17 16 | 9 15 | 14 | 13 12 | 11 11 | 10 9 | 8 | 9 2 | 2 | 4 3 | 2 | 1 0 |
| periph. Status | | 0×0 | 0×0 | 0 | | | | | reserved | rved | | | Histog | gram: 'pa | ge not e | Histogram: 'page not empty' flags | ags | - | $\boldsymbol{\vdash}$ | Ы | hcD | hClr | hPg | - | RunMode |
| 0x000 periph. Status 0x1 | | 0x1 0x2 | 0x1 | | | | | | reserved | rved | | T | Histog | gram: pa | ge not e | Histogram: 'page not empty' flags Histogram: 'page not empty' flags | ags | 9 0 | 00 P2 | 2 2 | Dod Cod | hCir hPg | 50 | errF errF | RunMode |
| Page Count | | = 000 | | _ | | | | | 8 | | | 1 | zero | | | 6 | 200 | | _ | | | | 1 | _ | |
| | ergy Register | | | | | | Z | zero | | | | | | | | | | ш | Energy (channel i) | hanneli | (| | | | |
| Se | Se | - | - | - | - | - | .27 | Histgrm: | LastEr | ntry (ch | annel i) | _ | | | | | 10c | Histgrm: FirstEntr | listgrm: I | FirstEnt | Histgrm: FirstEntry (channel i) | nel i) | | | |
| 3sA 0x000 | C - SPI Reg | | _ - - | - - | | - | 1 | | 5 | | 1 | | | | | | 3 | | 5 | _ | | AD | ADC A byte | 9 | |
| 0x000 | nC - SPI Reg | | | | | | | | | | | | | | | | | | | | | AD | ADC_B byte | 9 | |
| ADCsettingsC 0x000 ADC - SPI Reg RAMdata 0x000 ADC track data PT TC | PT | | 10 | - | | | | | | ADC | ADCsample(i+1) | i+1) | | | PT | TC res | s | | | | ADCsa | ADCsample(i) | ADC_C byte | Ф | |
| 31 30 29 28 27 26 | 31 30 29 28 27 26 | 1 30 29 28 27 26 | 29 28 27 26 | 28 27 26 | 27 26 | 26 | | 25 | 24 | 2 | 22 21 | 0 | 19 18 | 17 16 | | 14 | | 11 10 | 6 0 | 8 | 9 / | 2 , | 4 3 | 2 | 1 0 |
| | ٠ | ٠ | | ilter run | · | | | | | AR S | - ADC | ADC run | | ST | | start sel | start self-test routine | rtine | | 2 5 | e do | power error | | | |
| IR - trigger run Read Write SR - statistic run | | | | rigger run statistic run | | | | | | ξδ | Over | QDK KAM run overflow | <u> </u> | SwR | ~ | test patt | test pattern enable set interrupt on | 96 | | SE P1/2 | - statis - PLLs | statistics error PLLs error | _ | | |
| Status bits cleared by writting 1 DaltaMAX - max. in | - DaltaMAX | | | - max. in | - max. in | ž. | e e | ement/c | decren | nent val | max. increment/decrement value for hitrate control | itrate co | ntrol | Bsy rstTP | , , ⊾ | busy fla | busy flag (for long access) reset Test Pulse pointers | ng access pointers | | 용쁑 | - addr | QDR DLL error QDR self-test error | error | | |
| your bosecones onit Immes Oll | | | | | | Š | 3 | | 1000 | 1 | 5000 | 9 | | LG LG | | load gair | load gains now | o dail oo | 7 | SNE | - Boar | BoardID error | 40MU | | |
| beh | | | | | | 80 | eha | viour: | 11- sto | op when | FIFObehaviour: '1'- stop when overflow, '0'- overwrite | w, '0'- ov | erwrite | Ξ | | histogra | histogram mode | | 3 | 힏 | Historia | HistPage clearing | rring | | |
| bits cleared after read-out ABHW - AB hardware code - code of compiled AB-interface | ٠ | ٠ | ٠ | - ABha - codeofcom | - ABha | ha i | rdw eller | AB hardware code of compiled AB-inte | ode interfac | eg | | | | SŧFF | , <u>.</u> | stop when full | en full | | | hcD | - Hist | HistPage cleared | red | | |

me - expected max. trigger length in 50ns ticks
- FIFObehaviour: 1'- stop when overflow, '0'- overwrite
- AB hardware code
- code of compiled AB-interface


bits cleared after read-out KATRIN specific fields

19. Clock Distribution. Synchronization Schema.

All the clocks in a subrack are synchronized with a global system clock of 20MHz to allow all the synchronous communications between several boards. The SLT module receives the external 10MHz clock from a GPS unit and produces a zero phase delayed 20MHz system clock. This is distributed to several FLT boards via clock fanout chips and aligned clock lines on the backplane. The resulting delay of 3.5 nsec is compensated by internal PLLs in the FLTs.



RAM Address Timing



Pixel Trigger Timing

20. Abbreviations

FD fluorescence detector PMT photomultiplier

FPGA field programmable gate array

FLT first level trigger
AB analog board
SLT second level trigger
JTAG joint test action group

QDR quad data rate

21. References

SLTman SLT user manual ADCds ADC datasheet

PEbus Specification of PE-bus ABman Analog Board manual

22. Appendix A