

## MAJORANA MAIN FPGA REGISTERS

When reading registers that were not defined they will return the value xFFFFFFFF.

Description	Address	Access	Width
<b>Board ID</b>	<b>0x00</b>	<b>R</b>	<b>32</b>
Value is the board serial number that is given by the switch configuration.	<b>Bit Value</b>		
		<b>1</b>	<b>0</b>
<b>Bits[11: 0]:</b> Board Id (Pins 8 down to 4 show Geographical Addressing, all other pins are set to zero)	Value		
<b>Bits[19:12]:</b> FIRMWARE SUBVERSION			
<b>Bits[31:20]:</b> FIRMWARE VERSION			

Description	Address	Access	Width
Programming Done	0x04	WR	32
This gives the programming status of the VHDL module as follows.		Bit Value	
		1	0
Bits[9: 0]: Programming status of the channels			
Bit 10: Programming status of the DAC module			
Bit 11: Programming status of the front bus (slave) module			
Bit 12: Programming status of the master logic module			
Bit 13: Programming status of the Debug module			
Bit 14: Programming status of the FIFO module			
Bit 15: Programming status of the Self Trigger module			
Bits[19:16]: TBD			
Bit 20: FIFO 0 EF (empty flag) flag			
Bit 21: FIFO 1 EF (empty flag) flag			
Bit 22: FIFO 0 PAE (partially empty flag)flag (there is less then 2k words in the fifo)			
Bit 23: FIFO 0 HF (half full flag)flag (there is more then 16k words in the fifo)			
Bit 24: FIFO 0 PAF (partially full flag)flag (there is more then 30k words in the FIFO, the algorithm will stop putting data in the FIFO if this flag is asserted to avoid having incomplete data packages in the FIFO)			
Bit 25: FIFO 0 FF (full flag)flag			
Bit 26: FIFO 1 FF (full flag)flag			
Bit 27: FIFO reset.		reset	Nop
Bits[31:28]: Sets the down samples module (0 no down sampling, 1 for 2 points, 2 for 4 points 3 for 8 points and 4 for 16 points). Warning changing this value alters the behavior of all the DSP modules since the clock frequency gets divided by 2, 4, 8 or 16.			

- Note1: Bits 15 down to 0 are self clearing bits. After a VME command is sent to program on of these modules those bits are going to be set to one. Upon completion of the command those bits are going to be set back to zero. If an error occur this error will be reported by one of these bits staying at 1.
- Note 2: In the digitizer board there are two 18 bit FIFO working in parallel to generate a 36 bit wide FIFO (see schematics) Bits 26 downto 20 are the status bits that come from those two components and are reported here.

Description	Address	Access	Width
<b>External Window</b>	<b>0x08</b>	<b>RW</b>	<b>32</b>
External validation window length in clock cycles. Value at reset is 0x0190 or 4us.	<b>Bit Value</b>		
		<b>1</b>	<b>0</b>
<b>Bits[10: 0]:</b> External window length	Value		
<b>Bits[31:11]:</b> TBD			

Description	Address	Access	Width
<b>Pileup Window</b>	<b>0x0C</b>	<b>RW</b>	<b>32</b>
Pileup window length. Value at reset 0x0400 (10us).		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[15: 0]:</b> Pileup window length	Value		
<b>Bits[31:16]:</b> Base line restored delay time	Value		

Description	Address	Access	Width
<b>Noise Window</b>	<b>0x10</b>	<b>RW</b>	<b>32</b>
Noise window length. Value at reset 0x0040 (640ns).		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 6: 0]:</b> Noise window length	Value		
<b>Bits[31:11]:</b> TBD			

Description	Address	Access	Width
<b>External trigger sliding length</b>	<b>0x14</b>	<b>RW</b>	<b>32</b>
Length before we read the energy when we operate in external trigger. Value at reset 0x0190 (4.0us). In TTCS mode this register is also used but the external signal is defined to be the master board CC LED.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[10: 0]:</b> External trigger sliding length	Value		
<b>Bits[31:11]:</b> TBD			

Description	Address	Access	Width
<b>Collection time</b>	<b>0x18</b>	<b>RW</b>	<b>32</b>
Collection time maximum length (length of the flat top in the trapezoid, typically set to 0x0020 or 320ns). Value at reset 0x01C2 (4.5us)		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[9: 0]:</b> Collection time	Value		
<b>Bits[31:9]:</b> TBD			

Description	Address	Access	Width
<b>Integration time</b>	<b>0x1C</b>	<b>RW</b>	<b>32</b>
Integration time length (length of one side of the trapezoid). Value at reset 0x01C2 (4.5us)		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[9: 0]:</b> Integration time	Value		
<b>Bits[31:9]:</b> TBD			

Description	Address	Access	Width
<b>Hardware status</b>	<b>0x20</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[0]:</b> DCM Front Bus Lock signal (50MHz)	Locked		
<b>Bits[1]:</b> DCM Front Bus Lock signal (100MHz)			
<b>Bits[1]:</b> DCM VME CLK Lock signal	Locked		
<b>Bits[2]:</b> SD Lock signal	Locked		
<b>Bits[15: 3]:</b> TBD	Value		
<b>Bits[31:16]:</b> TBD			

Description	Address	Access	Width
<b>Data package user defined data</b>	<b>0x24</b>	<b>RW</b>	<b>32</b>
The data written here will show up at the data package header		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[11: 0]:</b> User defined data	Value		
<b>Bits[31:12]:</b> TBD			

Description	Address	Access	Width
<b>Collection time low resolution channel</b>	<b>0x28</b>	<b>RW</b>	<b>32</b>

Collection time maximum length (length of the flat top in the trapezoid, typically set to 0x0020 or 320ns). Value at reset 0x0020 (0.32us)		Bit Value		
		1	0	
Bits[9: 0]: Collection time		Value		
Bits[31:9]: TBD				
Description		Address	Access	Width
Integration time low resolution channel		0x2C	RW	32
Integration time length (length of one side of the trapezoid). Value at reset 0x0040 (.64us)			Bit Value	
			1	0
Bits[9: 0]: Integration time			Value	
Bits[31:9]: TBD				
Description		Address	Access	Width
External FIFO Monitor		0x30	R	32
Monitors the occupancy of the external FIFO using internal logic.			Bit Value	
			1	0
Bits[17: 0]: FIFO occupancy			Value	
Bits[19:18]: TBD				
Bits[20]: FIFO full flag				
Bits[21]: FIFO empty flag				
Bits[22]: FIFO programmable almost full flag (Hard coded to 1023)				
Bits[23]: FIFO programmable almost empty flag (Hard coded to 261120)				
Bits[31:24]: TBD				

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Control/Status channel #Number</b>	<b>*</b>	<b>RW</b>	<b>32</b>
<b>This register address is the only one that is read/write.</b>		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bit 0:</b> START/STOP. This bit must be set to one for the channel to operate. Value at reset is 0. <i>Read/Write</i> .			
<b>Bit 1:</b> Debug Mode. This bit when set to 1 puts the channel in debug mode operation using internal data. Value at reset 0. ( <i>Read/Write</i> )			
<b>Bit 2:</b> Pile-up drop-out enable. When this bit is set to one, the channel drops any event that occurs in a pileup window else it just notifies pileup through a flag in the event header. Value at reset 1. <i>Read/Write</i> .			
<b>Bits [3]:</b> Channel Pre-sum Pre-sum all ADC data coming into the channel. Value a reset: 0. <i>Read/Write</i> .		<b>Pre-sum</b>	<b>Normal</b>
<b>Bits [4]:</b> Trigger mode. We have the following configuration: 0: Internal mode 1: <External> NOT IMPLEMENTED YET Value a reset: 0. <i>Read/Write</i> .		<b>External Trigger &lt;TBD&gt;</b>	<b>Internal Trigger</b>
<b>Bit 5:</b> CFD Tap delay setup. If set to 0, the tap delay is filling-up and no event can be acquired. <i>Read-only</i> .			
<b>Bit 6:</b> Tap delay 1 setup. If set to 0, the tap delay is filling-up and no event can be acquired. <i>Read-only</i> .			
<b>Bit 7:</b> Tap delay 2 setup. If set to 0, the tap delay is filling-up and no event can be acquired. <i>Read-only</i> .			
<b>Bit 8:</b> Tap delay 3 setup. If set to 0, the tap delay is filling-up and no event can be acquired. <i>Read-only</i> .			
<b>Bit 9:</b> Tap delay 4 setup. If set to 0, the tap delay is filling-up and no event can be acquired. <i>Read-only</i> .			

<b>Bits [11:10]:</b> Polarity validation. Value at reset 11. 01: only positive trigger considered 10: only negative trigger considered 11: both triggers considered 00: no trigger considered (the LED still fires externally though, as opposed to START/STOP) Read/Write.		
<b>Bit 12:</b> Select CFD. (not implemented)		
<b>Bit 13:</b> Select Pole-zero		
<b>Bit 14:</b> Enable pole-zero data to be sent as trace	PZ output	Raw data
<b>Bit 15:</b> Pre-buffer Ready flag		
<b>Bit 16:</b> VALIDATE TRIG; timing SM block		
<b>Bit 17:</b> VALIDATE; timing SM block		
<b>Bit 18:</b> Proc LEDsig; timing SM block		
<b>Bit 19:</b> CC LED; timing SM block		
<b>Bits[21:20]:</b> STATE; timing SM block		
<b>Bit 22:</b> Base line restorer enable.	Enabled	Disabled
<b>Bits[31:23]:</b> TBD		

- There is one of this registers for each channels and their address are specified by the next table

Description	Address	Access	Width
Control/Status channel 0	0x40	RW	32
Control/Status channel 1	0x44	RW	32
Control/Status channel 2	0x48	RW	32
Control/Status channel 3	0x4C	RW	32
Control/Status channel 4	0x50	RW	32
Control/Status channel 5	0x54	RW	32
Control/Status channel 6	0x58	RW	32
Control/Status channel 7	0x5C	RW	32
Control/Status channel 8	0x60	RW	32
Control/Status channel 9	0x64	RW	32
Control/Status channel central contact low resolution (CCLR)	0x68	RW	32

Description	Address	Access	Width
<b>LED Threshold &amp; PZ multiplier</b>	<b>*</b>	<b>RW</b>	<b>32</b>
This is the Leading Edge Discriminator (LED) threshold. Only bits 17 to 0 are used. This is an unsigned value and the three lower bits are extra precision bit. (The dot is between bit 3 and 2). The value at reset is 0x1FFFF (full range so that no event should trigger). It is internally converted to a signed value depending on how the sign of the current sample is. The Pole zero multiplier default value is 1536 (600h). Pole zero time constant is given by $t = (2^{23}/\text{PoleZeroMultiplier}) \cdot 10\text{ns} = 54.6\mu\text{s}$ . The time constant increments in steps of (0.57/16)us.	<b>Bit Value</b>		
	1                      0		
	Value		
<b>Bits[16: 0]:</b> LED Threshold			
<b>Bits[31:20]:</b> Pole Zero multiplier			

\* There is one of this registers for each channels and their address are specified by the next table.

Description	Address	Access	Width
LED Threshold 0	0x80	RW	32
LED Threshold 1	0x84	RW	32

LED Threshold 2	0x88	RW	32
LED Threshold 3	0x8C	RW	32
LED Threshold 4	0x90	RW	32
LED Threshold 5	0x94	RW	32
LED Threshold 6	0x98	RW	32
LED Threshold 7	0x9C	RW	32
LED Threshold 8	0xA0	RW	32
LED Threshold 9	0xA4	RW	32
LED Threshold central contact low resolution	0xA8	RW	32

Description	Address	Access	Width
CFD Parameters	*	RW	32
Bit 12-7: CFD delay. Value at reset is 0x3F giving a delay of 630ns. For the algorithm to perform correctly this delay must be smaller then the collection time. Bit 6-5: CFD fraction. It is a value indicating what fraction is used (see table 9 for values). Value at reset is "00" giving a fraction of 0.5. Bit 4-0: CFD threshold. It is an unsigned value of the CFD threshold. The dot is after bit 0. Value at reset is 0x10000 (160kev).	Bit Value		
		1	0
Bits[ 4: 0]: CFD threshold	Value		
Bits[ 6: 5]: CFD fraction	Value		
Bits[12: 7]: CFD delay	Value		
Bits[31:13]: TBD			

- There is one of this registers for each channels and their address are specified by the next table.
- We may need some more parameters such as an integration time for the pulse going into the CFD (DCR, 8/31/2006)

Description	Address	Access	Width
CFD Parameters 0	0XC0	RW	32
CFD Parameters 1	0xC4	RW	32
CFD Parameters 2	0xC8	RW	32
CFD Parameters 3	0xCC	RW	32
CFD Parameters 4	0xD0	RW	32
CFD Parameters 5	0xD4	RW	32
CFD Parameters 6	0xD8	RW	32
CFD Parameters 7	0xDC	RW	32
CFD Parameters 8	0xE0	RW	32
CFD Parameters 9	0xE4	RW	32
CFD Parameters central contact low resolution	0xE8	RW	32

Description	Address	Access	Width
Window Timing Register	*	RW	32
		Bit Value	
		1	0
<b>Bits[3: 0]:</b> Channel pre-sum divider value Enabled with pre-sum enable bit X"0": Divide by 1. (Default) X"1": Divide by 2. X"2": Divide by 4. X"3": Divide by 8.	Value		
<b>Bits[7: 4]:</b> Channel pre-sum rate value Enabled with pre-sum enable bit X"0": Sum 2 samples. (Default) X"1": Sum 4 samples. X"2": Sum 8 samples. X"3": Sum 10 samples.	Value		
<b>Bits[11: 8]:</b> Multi-rate pre-sum divider value Active in the baseline and flat top data windows X"0": Divide by 1. (Default) X"1": Divide by 2. X"2": Divide by 4. X"3": Divide by 8.	Value		

<b>Bits[15: 12]:</b> Multi-rate pre-sum rate value Active in the baseline and flat top data windows X"0": Sum 2 samples. (Default) X"1": Sum 4 samples. X"2": Sum 8 samples. X"3": Sum 10 samples.	Value
<b>Bits[26: 16]:</b> Flat top window counter value Number of samples in the flat top window +4. Default: 256	Value
<b>Bits[31:27]:</b> TBD	
<ul style="list-style-type: none"> <li>There is one of this registers for each channels and their address are specified by the next table.</li> </ul>	

Description	Address	Access	Width
Window Timing Register 0	0x100	RW	32
Window Timing Register 1	0x104	RW	32
Window Timing Register 2	0x108	RW	32
Window Timing Register 3	0x10C	RW	32
Window Timing Register 4	0x110	RW	32
Window Timing Register 5	0x114	RW	32
Window Timing Register 6	0x118	RW	32
Window Timing Register 7	0x11C	RW	32
Window Timing Register 8	0x120	RW	32
Window Timing Register 9	0x124	RW	32
Window Timing Register central contact low resolution	0x128	RW	32

Description	Address	Access	Width
Rising Edge Window Register	*	RW	32
		Bit Value	
		1	0
<b>Bits[ 10: 0]:</b> Post Rising Edge Window Counter Value Number of samples in the post rising edge window -18. Default: 512	Value		
<b>Bits[ 22: 12]:</b> Pre Rising Edge Window Counter Value Number of samples in the pre rising edge window +13. Default: 512	Value		
<b>Bits[31:23]:</b> TBD			

- There is one of this registers for each channels and their address are specified by the next table.

Description	Address	Access	Width
Rising edge window 0	0x140	RW	32
Rising edge window 1	0x144	RW	32
Rising edge window 2	0x148	RW	32
Rising edge window 3	0x14C	RW	32
Rising edge window 4	0x150	RW	32
Rising edge window 5	0x154	RW	32
Rising edge window 6	0x158	RW	32
Rising edge window 7	0x15C	RW	32
Rising edge window 8	0x160	RW	32
Rising edge window 9	0x164	RW	32
Rising edge window central contact low resolution	0x168	RW	32

Description	Address	Access	Width
Hit rate counter	*	R	32
Counter that shows the hit rate on each channel. The rate is updated every second		Bit Value	
		1	0
<b>Bits[31:0]:</b> Hit rate	Value		

- There is one of this registers for each channels and their address are specified by the next table.

Description	Address	Access	Width
Hit rate counter ch 0	0x180	RW	32



<b>Latch status command central contact (channel 9) time stamp LSB</b>	<b>0x484</b>	<b>RW</b>	<b>32</b>
After a latch command the TS on channel zero will be latched in this register.		<b>Bit Value</b>	
<b>Bits[31: 0]:</b> TS [31:0]		<b>1</b>	<b>0</b>
		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Latch status command central contact (channel 9) time stamp MSB</b>	<b>0x488</b>	<b>RW</b>	<b>32</b>
After a latch command the TS on channel zero will be latched in this register.		<b>Bit Value</b>	
<b>Bits[15: 0]:</b> TS [47:32]		<b>1</b>	<b>0</b>
<b>Bits[31:16]:</b> TBD		Value	

## Send box18

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Central contact (channel 9) time stamp LSB</b>	<b>0x48C</b>	<b>RW</b>	<b>32</b>
This register shows the LSB of the central contact (channel 9) time stamp.		<b>Bit Value</b>	
<b>Bits[31: 0]:</b> TS [31:0]		<b>1</b>	<b>0</b>
		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Central contact (channel 9) time stamp MSB</b>	<b>0x490</b>	<b>RW</b>	<b>32</b>
This register shows the MSB of the central contact (channel 9) time stamp.		<b>Bit Value</b>	
<b>Bits[15: 0]:</b> TS [47:32]		<b>1</b>	<b>0</b>
<b>Bits[31:16]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Sync counter</b>	<b>0x494</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the slave front bus logic received a sync command.		<b>Bit Value</b>	
<b>Bits[31: 0]:</b> Counter		<b>1</b>	<b>0</b>
		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Imperative Sync counter</b>	<b>0x498</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the slave front bus logic received a imperative sync command.			
<b>Bits[31: 0]:</b> Counter			<b>0</b>

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Latch status counter</b>	<b>0x49C</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the slave front bus logic received a latch command.			
<b>Bits[31: 0]:</b> Counter			<b>0</b>

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Header memory validate counter</b>	<b>0x4A0</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the slave front bus logic received a header memory validate command. One data package should be written to the digitizer FIFO.		<b>Bit Value</b>	
<b>Bits[31: 0]:</b> Counter		<b>1</b>	<b>0</b>
		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Header memory read slow data counter</b>	<b>0x4A4</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the slave front bus logic received a read slow data (hit pattern) command.			
<b>Bits[31: 0]:</b> Counter			<b>0</b>

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
--------------------	----------------	---------------	--------------



<b>Front end reset and calibration inject counters</b>	<b>0x4A8</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the slave front bus logic received a front end reset (MSB) or calibration inject (LSB) command.			0
<b>Bits[15: 0]:</b> calibration inject counter			
<b>Bits[31:16]:</b> front end reset counter			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 10</b>	<b>0x4AC</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		1	0
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 9</b>	<b>0x4B0</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		1	0
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 8</b>	<b>0x4B4</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		1	0
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 7</b>	<b>0x4B8</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		1	0
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 6</b>	<b>0x4BC</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		1	0
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 5</b>	<b>0x4C0</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		1	0
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 4</b>	<b>0x4C4</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		1	0
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 3</b>	<b>0x4C8</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		1	0
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 2</b>	<b>0x4CC</b>	<b>RW</b>	<b>32</b>

Default value xDEADF00D.	<b>Bit Value</b>	
	1	0
<b>Bits[31: 0]:</b> TBD	Value	

Description	Address	Access	Width
<b>Slave Front Bus Send Box 1</b>	<b>0x4D0</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.	<b>Bit Value</b>		
	1	0	
<b>Bits[31: 0]:</b> TBD	Value		

Description	Address	Access	Width
<b>Slave Front bus register 00</b>	<b>0x4D4</b>	<b>RW</b>	<b>32</b>
Bits zero to nine are commands that are going to be executed by the slave front bus. They self clear after the execution of the command.	<b>Bit Value</b>		
	1	0	
<b>Bits[0]:</b> Sync command	Value		
<b>Bits[1]:</b> Front End Calibration Inject	Value		
<b>Bits[2]:</b> Latch Status	Value		
<b>Bits[3]:</b> Front End reset	Value		
<b>Bits[4]:</b> Imperative sync	Value		
<b>Bits[5]:</b> HM validate	Value		
<b>Bits[6]:</b> HM read slow data command			
<b>Bits[ 9: 6]:</b> TBD	Value		
<b>Bits[10: 19]:</b> FB register 1	Value		
<b>Bits[20: 29]:</b> FB register 2	Value		
<b>Bits[31: 30]:</b> TBD	Value		

Description	Address	Access	Width
<b>Slave Front bus register 01</b>	<b>0x4D8</b>	<b>R</b>	<b>32</b>
Default value xDEADF00D.	<b>Bit Value</b>		
	1	0	
<b>Bits[ 9: 0]:</b> Channels hit pattern	Value		
<b>Bits[19:10]:</b> FB register 1			
<b>Bits[29:20]:</b> FB register 2			
<b>Bits[31:30]:</b> TBD			

Description	Address	Access	Width
<b>Slave Front bus register 02</b>	<b>0x4DC</b>	<b>R</b>	<b>32</b>
Default value xDEADF00D.	<b>Bit Value</b>		
	1	0	
<b>Bits[ 9: 0]:</b> FB register 0	Value		
<b>Bits[19:10]:</b> FB register 1			
<b>Bits[29:20]:</b> FB register 2			
<b>Bits[31:30]:</b> TBD			

Description	Address	Access	Width
<b>Slave Front bus register 03</b>	<b>0x4E0</b>	<b>R</b>	<b>32</b>
Default value xDEADF00D.	<b>Bit Value</b>		
	1	0	
<b>Bits[ 9: 0]:</b> FB register 0	Value		
<b>Bits[19:10]:</b> FB register 1			
<b>Bits[29:20]:</b> FB register 2			
<b>Bits[31:30]:</b> TBD			
Description	Address	Access	Width
<b>Slave Front bus register 04</b>	<b>0x4E4</b>	<b>R</b>	<b>32</b>
Default value xDEADF00D.	<b>Bit Value</b>		
	1	0	
<b>Bits[ 9: 0]:</b> FB register 0	Value		
<b>Bits[19:10]:</b> FB register 1			

Bits[29:20]: FB register 2			
Bits[31:30]: TBD			
Description	Address	Access	Width
Slave Front bus register 05	0x4E8	R	32
Default value xDEADF00D.		Bit Value	
		1	0
Bits[ 9: 0]: FB register 0		Value	
Bits[19:10]: FB register 1			
Bits[29:20]: FB register 2			
Bits[31:30]: TBD			
Description	Address	Access	Width
Slave Front bus register 06	0x4EC	R	32
Default value xDEADF00D.		Bit Value	
		1	0
Bits[ 9: 0]: FB register 0		Value	
Bits[19:10]: FB register 1			
Bits[29:20]: FB register 2			
Bits[31:30]: TBD			
Description	Address	Access	Width
Slave Front bus register 07	0x4F0	R	32
Default value xDEADF00D.		Bit Value	
		1	0
Bits[ 9: 0]: FB register 0		Value	
Bits[19:10]: FB register 1			
Bits[29:20]: FB register 2			
Bits[31:30]: TBD			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front bus register 08</b>	<b>0x4F4</b>	<b>R</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 9: 0]:</b> FB register 0		Value	
<b>Bits[19:10]:</b> FB register 1			
<b>Bits[29:20]:</b> FB register 2			
<b>Bits[31:30]:</b> TBD			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front bus register 09</b>	<b>0x4F8</b>	<b>R</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 9: 0]:</b> FB register 0		Value	
<b>Bits[19:10]:</b> FB register 1			
<b>Bits[29:20]:</b> FB register 2			
<b>Bits[31:30]:</b> TBD			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front bus register 10</b>	<b>0x4FC</b>	<b>R</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 9: 0]:</b> FB register 0		Value	
<b>Bits[19:10]:</b> FB register 1			
<b>Bits[29:20]:</b> FB register 2			
<b>Bits[31:30]:</b> TBD			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Master Logic Control/Status 1</b>	<b>0x500</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	

	1	0

<b>Bits[0]:</b> Master Logic Enabled	Enabled	Disabled
<b>Bits[1]:</b> Start Snap Shot	Value	
<b>Bits[2]:</b> SD Local LE	Value	
<b>Bits[3]:</b> SD Line LE	Value	
<b>Bits[4]:</b> SD_PEM(0)	Value	
<b>Bits[5]:</b> SD_PEM(1)	Value	
<b>Bits[6]:</b> FB_Debug_Command (1 data transfer only)	Value	
<b>Bits[7]:</b> FB_Debug_Command (continuous data transfer)	Value	
<b>Bits[8]:</b> Reset Serdes lost lock flag	If 1 keeps the flag on reset.	
<b>Bits[9]:</b> Snap Shot reset		
<b>Bits[10]:</b> Snap Shot read data select	SD_TX	SD_RX
<b>Bits [11]:</b> Snap Shot trigger on CC_LED event	Value	
<b>Bits [12]:</b> Enable Serdes Tx dc balance component	Value	
<b>Bits [13]:</b> Enable central contact low resolution data package readout.	Enabled	Disabled
<b>Bits [14]:</b> Enable master header readout.	Enabled	Disabled
<b>Bits [15]:</b> Enable slave header readout.	Enabled	Disabled
<b>Bits [16]:</b> FIFO Full	Value	
<b>Bits [17]:</b> SD Lock	Value	
<b>Bits [18]:</b> HasDataFlag	Value	
<b>Bits [19]:</b> FB_Busy high level logic	Value	
<b>Bits [20]:</b> FB_Busy low level logic	Value	
<b>Bits [21]:</b> Snap Shot Busy RX	Value	
<b>Bits [22]:</b> Snap Shot Empty RX	Value	
<b>Bits [23]:</b> Serdes RX SM in sync with TTCL system	Value	
<b>Bits [24]:</b> Serdes lost lock flag	Value	
<b>Bits [25]:</b> Snap Shot Busy TX	Value	
<b>Bits [26]:</b> Snap Shot Empty TX	Value	
<b>Bits[31:27]:</b> TBD	Value	

Description	Address	Access	Width
<b>Master Logic Control/Status 2</b>	<b>0x504</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[15: 0]:</b> Number of clock cycles that the CC_LED flag will stay high. The CC_LED flag signal is sent to the TTCL through one of the serdes auxiliary IOs.		Value	
<b>Bits[16]:</b> Overwrite time stamp comparison. When a trigger decision is made and this bit is enabled then every trigger decision will generate a HM validate command to all HM in the digitizers.			
<b>Bits[17]:</b> Reset master logic (main and front bus) debug counters			
<b>Bits[18]:</b> Reset counter for Sync commands received by the Front bus slave logic.			
<b>Bits[19]:</b> Reset counter for Imperative Sync commands received by the Front bus slave logic.			
<b>Bits[20]:</b> Reset counter for Latch status commands received by the Front bus slave logic.			
<b>Bits[21]:</b> Reset counter for Header memory validate commands received by the Front bus slave logic.			
<b>Bits[22]:</b> Reset counter for Header memory read slow data (hit pattern)commands received by the Front bus slave logic.			
<b>Bits[23]:</b> Reset counter for front end reset commands received by the Front bus slave logic.			
<b>Bits[24]:</b> Reset counter for front end calibration inject commands received by the Front bus slave logic.			
<b>Bits[25]:</b> Reset counter for package error on serdes RX module			
<b>Bits[31: 25]:</b> TBD		Value	

Description	Address	Access	Width
<b>DeltaT155_DeltaT255</b>	<b>0x508</b>	<b>RW</b>	<b>32</b>
Limits of the time windows for the comparison type x55.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 0: 12]:</b> Time to be added		Value	

<b>Bits[16: 28]: Time to be subtracted</b>	Value
--	-------

Description	Address	Access	Width
<b>DeltaT15A_DeltaT25A</b>	<b>0x50C</b>	<b>RW</b>	<b>32</b>
Limits of the time windows for the comparison type x5A.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 0: 12]: Time to be added</b>	Value		
<b>Bits[16: 28]: Time to be subtracted</b>	Value		

Description	Address	Access	Width
<b>DeltaT1A5_DeltaT2A5</b>	<b>0x510</b>	<b>RW</b>	<b>32</b>
Limits of the time windows for the comparison type xA5.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 0: 12]: Time to be added</b>	Value		
<b>Bits[16: 28]: Time to be subtracted</b>	Value		

Description	Address	Access	Width
<b>SnapShot</b>	<b>0x514</b>	<b>RW</b>	<b>32</b>
This register is used to read all the data captured by the snap shot memory. This memory stores the data received by the SerDes.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 0: 9]:</b>	Value		
<b>Bits[10: 19]:</b>	Value		
<b>Bits[20: 29]:</b>	Value		
<b>Bits[31: 30]: TBD</b>	Value		

Description	Address	Access	Width
<b>XTAL ID</b>	<b>0x518</b>	<b>RW</b>	<b>32</b>
XTAL ID used on the slow data that is sent to the TTCL.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 7: 0]: XTAL ID</b>	Value		
<b>Bits[31: 8]: TBD</b>	Value		

Description	Address	Access	Width
<b>Length of Time to Get Hit Pattern</b>	<b>0x51C</b>	<b>RW</b>	<b>32</b>
If necessary to add a delay on the CC LED signal that goes to the slave boards this register shows how big it is. Default zero		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[15: 0]: Time</b>	Value		
<b>Bits[31: 16]: TBD</b>	Value		

Description	Address	Access	Width
<b>Front Bus Debug Register</b>	<b>0x520</b>	<b>RW</b>	<b>32</b>
Data that tell what information is to be read/written from the FB.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 9: 0]: Write Data</b>			
<b>Bits[11: 10]: 00</b>			
<b>Bits[19: 12]: Address</b>	Value		
<b>Bits[27: 20]: TBD</b>	Value		
<b>Bit [28]: RNW</b>	Value		
<b>Bits[31: 29]: TBD</b>	Value		

For example:

If the boards are located as follow: Master board on slot 6, slave boards on slots 5, 4 and 3.

Write command through the front bus

Write on 520h 30AAh

Write on 500h 41h

Write on 500h 01h

This will write on address 4D8h on the slave board on slot 4 through the front bus.

Read command through the front bus

Write on 520h 10003000h

Write on 500h 41h

Write on 500h 01h

This will transfer the data from address 4D8h on the slave board on slot 4 through the front bus to address 558h in the master board.

Description	Address	Access	Width
<b>Test digitizer Tx TTCL (not implemented)</b>	<b>0x524</b>	<b>RW</b>	<b>32</b>
In order to test some of the functionalities of the master logic for debug purpose there is a module that generates the TTCL data package inside the SD block. This register configures that module as described below.	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
<b>Bits[ 31]:</b> Test Enable	Value		
<b>Bits[30:18]:</b> TBD			
<b>Bits[ 17]:</b> Send data package (one time only, rising edge)			
<b>Bits[ 16]:</b> Write enable (store user def data on the rising edge)			
<b>Bits[15:11]:</b> Address to write the package for the slow data			
<b>Bits[ 10]:</b> Fast Data - Central contact LED (Discriminator)			
<b>Bits[ 9]:</b> Fast Data - Error flag			
<b>Bits[ 8]:</b> Fast Data - Central contact pileup			
<b>Bits[ 7: 0]:</b> Slow Data			

Description	Address	Access	Width
<b>Test digitizer Rx TTCL</b>	<b>0x528</b>	<b>RW</b>	<b>32</b>
In order to test some of the functionalities of the master logic for debug purpose there is a module that generates the TTCL data package inside the SD block. This register configures that module as described below.	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
<b>Bits[ 31]:</b> Rx Test Enable	Value		
<b>Bits[30:29]:</b> Data package selection			
<b>Bits[ 28]:</b> Send alternate data package (one time only, rising edge)			
<b>Bits[27:26]:</b> Alternate data package selection			
<b>Bits[ 25]:</b> Enable DC balance.			
<b>Bits[ 24]:</b> TBD			
<b>Bits[ 23]:</b> Write data command (store user def data on the rising edge)			
<b>Bits[22:16]:</b> Address to write the package for the slow data. Addresses valid range from zero to 99.			
<b>Bits[15: 0]:</b> Data			

Description	Address	Access	Width
<b>Slave Front Bus Send Box 10</b>	<b>0x52C</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
<b>Bits[31: 0]:</b> TBD	Value		

Description	Address	Access	Width
<b>Slave Front Bus Send Box 9</b>	<b>0x530</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
<b>Bits[31: 0]:</b> TBD	Value		

Description	Address	Access	Width
<b>Slave Front Bus Send Box 8</b>	<b>0x534</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
<b>Bits[31: 0]:</b> TBD	Value		

Description	Address	Access	Width
<b>Slave Front Bus Send Box 7</b>	<b>0x538</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>

Bits[31: 0]: TBD		Value	
Description	Address	Access	Width
Slave Front Bus Send Box 6	0x53C	RW	32
Default value xDEADF00D.		Bit Value	
		1	0
Bits[31: 0]: TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 5</b>	<b>0x540</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 4</b>	<b>0x544</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 3</b>	<b>0x548</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 2</b>	<b>0x54C</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Slave Front Bus Send Box 1</b>	<b>0x550</b>	<b>RW</b>	<b>32</b>
Default value xDEADF00D.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[31: 0]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>FrontBus Registers 0</b>	<b>0x554</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[0]:</b> Sync command		Value	
<b>Bits[1]:</b> Front End Calibration Inject		Value	
<b>Bits[2]:</b> Latch Status		Value	
<b>Bits[3]:</b> Front End reset		Value	
<b>Bits[4]:</b> Imperative sync		Value	
<b>Bits[5]:</b> HM validate (Write Data package into external FIFO)		Value	
<b>Bits[6]:</b> Read Slow data info (hit pattern to send it to trigger system)			
<b>Bits[ 9: 6]:</b> TBD		Value	
<b>Bits[10: 19]:</b> TBD		Value	
<b>Bits[20: 29]:</b> TBD		Value	
<b>Bits[31: 30]:</b> TBD		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>FrontBus Registers 1</b>	<b>0x558</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>



<b>Bits[ 7: 0]:</b> Serdes slow data HP_A	Value
<b>Bits[15: 8]:</b> Serdes slow data HP_B	Value
<b>Bits[23: 16]:</b> Serdes slow data HP_C	Value
<b>Bits[29: 24]:</b> Serdes slow data HP_D(5:0)	
<b>Bits[31: 30]:</b> TBD	Value

Description	Address	Access	Width
<b>FrontBus Registers 2</b>	<b>0x55C</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 1: 0]:</b> Serdes slow data HP_D(7:6)		Value	
<b>Bits[ 9: 2]:</b> Serdes slow data HP_E		Value	
<b>Bits[29: 10]:</b> TBD		Value	
<b>Bits[31: 30]:</b> TBD		Value	

Description	Address	Access	Width
<b>FrontBus Registers 3</b>	<b>0x560</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 0: 9]:</b>		Value	
<b>Bits[10: 19]:</b>		Value	
<b>Bits[20: 29]:</b>		Value	
<b>Bits[31: 30]:</b> TBD		Value	

Description	Address	Access	Width
<b>FrontBus Registers 4</b>	<b>0x564</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 0: 9]:</b>		Value	
<b>Bits[10: 19]:</b>		Value	
<b>Bits[20: 29]:</b>		Value	
<b>Bits[31: 30]:</b> TBD		Value	

Description	Address	Access	Width
<b>FrontBus Registers 5</b>	<b>0x568</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 0: 9]:</b>		Value	
<b>Bits[10: 19]:</b>		Value	
<b>Bits[20: 29]:</b>		Value	
<b>Bits[31: 30]:</b> TBD		Value	

Description	Address	Access	Width
<b>FrontBus Registers 6</b>	<b>0x56C</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 0: 9]:</b>		Value	
<b>Bits[10: 19]:</b>		Value	
<b>Bits[20: 29]:</b>		Value	
<b>Bits[31: 30]:</b> TBD		Value	

Description	Address	Access	Width
<b>FrontBus Registers 7</b>	<b>0x570</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[ 0: 9]:</b>		Value	
<b>Bits[10: 19]:</b>		Value	
<b>Bits[20: 29]:</b>		Value	
<b>Bits[31: 30]:</b> TBD		Value	

Description	Address	Access	Width
FrontBus Registers 8	0x574	RW	32
		Bit Value	
		1	0
Bits[ 0: 9]:	Value		
Bits[10: 19]:	Value		
Bits[20: 29]:	Value		
Bits[31: 30]: TBD	Value		

Description	Address	Access	Width
FrontBus Registers 9	0x578	RW	32
		Bit Value	
		1	0
Bits[ 0: 9]:	Value		
Bits[10: 19]:	Value		
Bits[20: 29]:	Value		
Bits[31: 30]: TBD	Value		

Description	Address	Access	Width
FrontBus Registers 10	0x57C	RW	32
		Bit Value	
		1	0
Bits[ 0: 9]:	Value		
Bits[10: 19]:	Value		
Bits[20: 29]:	Value		
Bits[31: 30]: TBD	Value		

Description	Address	Access	Width
Sync counter	0x580	RW	32
This counter is increased by one every time the master logic received a sync command.		Bit Value	
		1	0
Bits[31: 0]: Counter	Value		

Description	Address	Access	Width
Imperative Sync counter	0x584	RW	32
This counter is increased by one every time the master logic received an imperative sync command.			0
Bits[31: 0]: Counter			

Description	Address	Access	Width
Latch status counter	0x588	RW	32
This counter is increased by one every time the master logic received a latch command.			0
Bits[31: 0]: Counter			

Description	Address	Access	Width
Header memory validate counter	0x58C	RW	32
This counter is increased by one every time the master logic received a trigger decision command. One data package should be written to the digitizer FIFO.		Bit Value	
		1	0
Bits[31: 0]: Counter	Value		

Description	Address	Access	Width
Header memory read slow data counter	0x590	RW	32
This counter is increased by one every time the master logic received a demand slow data (hit pattern) command.			0
Bits[31: 0]: Counter			

Description	Address	Access	Width
-------------	---------	--------	-------

<b>Front end reset and calibration inject counters</b>	<b>0x594</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the master logic received a front end reset (MSB) or calibration inject (LSB) command.			0
<b>Bits[15: 0]:</b> calibration inject counter			
<b>Bits[31:16]:</b> front end reset counter			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Sync counter</b>	<b>0x598</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the master front bus issues a sync command.		<b>Bit Value</b>	
<b>Bits[31: 0]:</b> Counter		1	0
		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Imperative Sync counter</b>	<b>0x59C</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the master front bus issues an imperative sync command.			0
<b>Bits[31: 0]:</b> Counter			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Latch status counter</b>	<b>0x5A0</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the master front bus issues a latch command.			0
<b>Bits[31: 0]:</b> Counter			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Header memory validate counter</b>	<b>0x5A4</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the master front bus issues a header memory validate command. One data package should be written to the digitizer FIFO.		<b>Bit Value</b>	
<b>Bits[31: 0]:</b> Counter		1	0
		Value	

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Header memory read slow data counter</b>	<b>0x5A8</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the master front bus issues a read slow data (hit pattern) command.			0
<b>Bits[31: 0]:</b> Counter			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Front end reset and calibration inject counters</b>	<b>0x5AC</b>	<b>RW</b>	<b>32</b>
This counter is increased by one every time the master front bus issues a front end reset (MSB) or calibration inject (LSB) command.			0
<b>Bits[15: 0]:</b> calibration inject counter			
<b>Bits[31:16]:</b> front end reset counter			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>Serdes data package error</b>	<b>0x5B0</b>	<b>RW</b>	<b>32</b>
Every time the data package coming from the trigger gets out of sync a Data package error command happens. This counter shows how many time this event happened.			0
<b>Bits[15: 0]:</b> counter			

<b>Description</b>	<b>Address</b>	<b>Access</b>	<b>Width</b>
<b>CC_LED enable</b>	<b>0x5B4</b>	<b>RW</b>	<b>32</b>
This register enable which signal(s) that will drive the CC_LED signal that goes into the Master logic. This allows any channel to be cc led and/or an external signal from the AUX_IO to be it.		<b>Bit Value</b>	
<b>Bits[ 0]:</b> LED channel 0 enabled		1	0
<b>Bits[ 1]:</b> LED channel 1 enabled		Default 0	
<b>Bits[ 2]:</b> LED channel 2 enabled		Default 0	

<b>Bits[ 3]:</b> LED channel 3 enabled	Default 0
<b>Bits[ 4]:</b> LED channel 4 enabled	Default 0
<b>Bits[ 5]:</b> LED channel 5 enabled	Default 0
<b>Bits[ 6]:</b> LED channel 6 enabled	Default 0
<b>Bits[ 7]:</b> LED channel 7 enabled	Default 0
<b>Bits[ 8]:</b> LED channel 8 enabled	Default 0
<b>Bits[ 9]:</b> LED channel 9 enabled	Default 1
<b>Bits[10]:</b> AUX_IO input enabled	Default 0
<b>Bits[31:11]:</b>	

Description	Address	Access	Width
<b>Debug data buffer address</b>	<b>0x780</b>	<b>RW</b>	<b>32</b>
Used by debug module (see section XIII of the GRETINA VHDL modules description document).	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
	Value		
<b>Bits[31: 0]:</b>			

Description	Address	Access	Width
<b>Debug data buffer data</b>	<b>0x784</b>	<b>RW</b>	<b>32</b>
Used by debug module (see section XIII of the GRETINA VHDL modules description document).	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
	Value		
<b>Bits[31: 0]:</b>			

Description	Address	Access	Width
<b>LED Flag window</b>	<b>0x788</b>	<b>RW</b>	<b>32</b>
Number of clock cycles the LED flag is kept high on the serdes fast data as well as on the RJ45 Auxiliary signals. Range varies from 1 (10ns) to 1024 (~1us).	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
	Value		
<b>Bits[31: 0]:</b>			

Description	Address	Access	Width
<b>AUX_IO_READ</b>	<b>0x800</b>	<b>RW</b>	<b>32</b>
Data read from the Auxiliary IO	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
	Value		
<b>Bits[11: 0]:</b> Auxiliary IO input value	Value		
<b>Bits[31:12]:</b> TBD	Value		

Description	Address	Access	Width
<b>AUX_IO_WRITE</b>	<b>0x804</b>	<b>RW</b>	<b>32</b>
Data written into the auxiliary IO	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
	Value		
<b>Bits[11: 0]:</b> Auxiliary IO output value	Value		
<b>Bits[31:12]:</b> TBD	Value		

Description	Address	Access	Width
<b>AUX_IO_CONFIG</b>	<b>0x808</b>	<b>RW</b>	<b>32</b>
Enable signals for the Auxiliary IO's drivers.	<b>Bit Value</b>		
	<b>1</b>		<b>0</b>
<b>Bits[0]:</b> EN_AUX2A_TX			
<b>Bits[1]:</b> EN_AUX2A_RX			
<b>Bits[2]:</b> EN_AUX2B_TX			
<b>Bits[3]:</b> EN_AUX2B_RX			
<b>Bits[4]:</b> EN_AUX2C_TX			
<b>Bits[5]:</b> EN_AUX2C_RX			
<b>Bits[6]:</b> EN_AUX2D_TX			
<b>Bits[7]:</b> EN_AUX2D_RX			
<b>Bits[8]:</b> EN_AUX2E_TX			
<b>Bits[9]:</b> EN_AUX2E_RX			
<b>Bits[10]:</b> EN_AUX2F_TX			
<b>Bits[11]:</b> EN_AUX2F_RX			

<b>Bits[15: 12]:</b> MUX control*	0000 -> Debug mode 0001 -> Mode 1 of operation 0010 -> Mode 2 of operation others-> Mode 3 of operation
<b>Bits[31:12]:</b>	
<b>Bits[31:24]:</b> Test mux - just a test it should go to 874h	Value

\* Mode 1 of operation:

Auxiliary IO signal	Signal type (input/output)	Routed signal to the Aux_IO
<b>Aux IO (0)</b>	Output	Global Trigger signal
<b>Aux IO (1)</b>	Output	100MHz clock
<b>Aux IO (2)</b>	Input	Global Validate/External trigger
<b>Aux IO (3)</b>	Input	Sync signal NOT ('1' or 5V resets time stamp)
<b>Aux IO (4)</b>	Input	Fake external CC_LED*- This signal will be feed to an OR gate with the CC_LED to allow an external signal to trigger all digitizers and trigger system.
<b>Aux IO (5)</b>	Input	TBD
<b>Aux IO (6)</b>	Input	TBD
<b>Aux IO (7)</b>	Input	TBD
<b>Aux IO (8)</b>	Input	TBD
<b>Aux IO (9)</b>	Input	TBD
<b>Aux IO (10)</b>	Input	TBD

\* Mode 2 of operation:

Auxiliary IO signal	Signal type (input/output)	Routed signal to the Aux_IO
<b>Aux IO (0)</b>	Output	Trigger channel (0)
<b>Aux IO (1)</b>	Output	Trigger channel (1)
<b>Aux IO (2)</b>	Output	Trigger channel (2)
<b>Aux IO (3)</b>	Output	Trigger channel (3)
<b>Aux IO (4)</b>	Output	Trigger channel (4)
<b>Aux IO (5)</b>	Output	Trigger channel (5)
<b>Aux IO (6)</b>	Output	Trigger channel (6)
<b>Aux IO (7)</b>	Output	Trigger channel (7)
<b>Aux IO (8)</b>	Output	Trigger channel (8)
<b>Aux IO (9)</b>	Output	Trigger channel (9)
<b>Aux IO (10)</b>	Input	TBD

\* Mode 3 of operation:

Auxiliary IO signal	Signal type (input/output)	Routed signal to the Aux_IO
<b>Aux IO (0)</b>	Input	TBD
<b>Aux IO (1)</b>	Input	TBD
<b>Aux IO (2)</b>	Input	TBD
<b>Aux IO (3)</b>	Input	TBD
<b>Aux IO (4)</b>	Input	TBD
<b>Aux IO (5)</b>	Input	TBD
<b>Aux IO (6)</b>	Input	TBD
<b>Aux IO (7)</b>	Input	TBD
<b>Aux IO (8)</b>	Input	TBD
<b>Aux IO (9)</b>	Input	TBD
<b>Aux IO (10)</b>	Input	TBD

Description	Address	Access	Width
<b>FB_READ</b>	<b>0x820</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[11: 0]:</b> Auxiliary IO input value	Value		
<b>Bits[31:12]:</b> TBD	Value		

Description	Address	Access	Width
FB_WRITE	0x824	RW	32
		Bit Value	
		1	0
Bits[11: 0]: Auxiliary IO output value		Value	
Bits[31:12]: TBD		Value	
Description	Address	Access	Width
FB_CONFIG	0x828	RW	32
Not implemented in the present VHDL code.		Bit Value	
		1	0
Bits[0]: FB_CLK_OUT_EN		Enable	Disable
Bits[1]: FB_SD_DP_EN		Enable	Disable
Bits[2]: FB_DATA_DIR		Transmit	Receive
Bits[3]: FB_DATA_EN		Enable	Disable
Bits[4]: FB_CTRL0_DIR		Transmit	Receive
Bits[5]: FB_CTRL0_EN		Enable	Disable
Bits[6]: FB_CTRL1_DIR		Transmit	Receive
Bits[7]: FB_CTRL1_EN		Enable	Disable
Bits[8]: FB_DATA_TS - tri state data		Tri state	Enabled
Bits[9]: FB_ADDR_TS - tri state address		Tri state	Enabled
Bits[10]: FB_RNW_TS - tri state read not write signal		Tri state	Enabled
Bits[11]: FB_STRB_TS - tri state strobe		Tri state	Enabled
Bits[12]: FB_SPARE_TS - tri state spare signal		Tri state	Enabled
Bits[13]: FB_LED_TS - tri state leading edge signal		Tri state	Enabled
Bits[14]: FB_WORB_TS - tri state wired or signal		Tri state	Enabled
Bits[16: 15]: MUX control		00 -> Debug mode 01 -> Normal operation	
Bits[31:12]: TBD		Value	

Description	Address	Access	Width
<b>SD_READ</b>	<b>0x840</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
Data read from the Serdes.		<b>1</b>	<b>0</b>
<b>Bits[17: 0]:</b> SD input value		Value	
<b>Bits[30:18]:</b> TBD			
<b>Bits[31]:</b> Lock signal		Value	

Description	Address	Access	Width
<b>SD_WRITE</b>	<b>0x844</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
Data written into the Serdes.		<b>1</b>	<b>0</b>
<b>Bits[18: 0]:</b> SD output value		Value	
<b>Bits[31:12]:</b> TBD		Value	

Description	Address	Access	Width
<b>SD_CONFIG</b>	<b>0x848</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
Configuration signals for the SD x31 serdes disabled x22 Local loop and sync mode x02 Loop back mode Before using a loop back mode it is necessary to put the serdes in local loop and sync so the SD can lock and then move to the Loop back mode. If the DCM doesn't lock it is necessary to reset it. For reliable use it is recommended to reset the ten channel module. The reset bit are set on reset and they should be cleared only after the source clock for the main FPGA is valid. Default value x1E31		<b>1</b>	<b>0</b>
<b>Bits[0]:</b> SD_RPDWN			
<b>Bits[1]:</b> SD_LOCAL_LE			
<b>Bits[2]:</b> SD_PEM_0			

<b>Bits[3]:</b> SD_PEM_1		
<b>Bits[4]:</b> SD_TPDWN		
<b>Bits[5]:</b> SD_SYNC		
<b>Bits[6]:</b> SD_LINE_LE		
<b>Bits[8: 7]:</b> MUX control	00 -> Debug mode 01 -> Normal operation	
<b>Bits[ 9]:</b> DCMResetCommand : resets both at the same time using a pre-defined time between the two.		
<b>Bits[10]:</b> DCMReset0 : when asserted keeps the DCM for the 50->100MHZ clock under reset.		
<b>Bits[11]:</b> DCMReset1: when asserted keeps the DCM for the 100MHZ clock under reset.		
<b>Bits[12]:</b> TenChannelResetCommand : Reset the ten channel module.		
<b>Bits[31:11]:</b> TBD		Value

Description	Address	Access	Width
<b>ADC_CONFIG</b>	<b>0x84C</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[1:0]:</b> Clock mux 00 => CLK 01 => CLK90 10 => CLK180 11 => CLK270			
<b>Bits[2]:</b> TBD			
<b>Bits[11: 3]:</b> TBD			
<b>Bits[31:12]:</b> TBD			Value

Description	Address	Access	Width
<b>Self Trigger Enable</b>	<b>0x860</b>	<b>RW</b>	<b>32</b>
Set bit one to start the self trigger process. This bit resets itself when the number of trigger events is completed. This self trigger is valid on the external trigger mode only.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bit 1:</b> Self trigger start			Value
<b>Bits[31:2]:</b> TBD			Value

Description	Address	Access	Width
<b>Self Trigger Period</b>	<b>0x864</b>	<b>RW</b>	<b>32</b>
To get the period in time multiply this register by 10ns.		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[31:0]:</b> Period between trigger events.			Value

Description	Address	Access	Width
<b>Self Trigger Count</b>	<b>0x868</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[31:0]:</b> Number of trigger events.			Value

Description	Address	Access	Width
<b>Self Trigger Count</b>	<b>0x868</b>	<b>RW</b>	<b>32</b>
		<b>Bit Value</b>	
		<b>1</b>	<b>0</b>
<b>Bits[31:0]:</b> Number of trigger events.			Value

Description	Address	Access	Width
<b>FIFOInterfaceSMReg</b>	<b>0x870</b>	<b>RW</b>	<b>32</b>

FIFOInterfaceSMReg(31 downto 28)	<= "0000";	Bit Value	
FIFOInterfaceSMReg(27 downto 19)	<= ADDRESS;	1	0
FIFOInterfaceSMReg(18)	<= READDone;		
FIFOInterfaceSMReg(17)	<= BEINGRead;		
FIFOInterfaceSMReg(16 downto 4)	<= PREBUFFER_READY;		
FIFOInterfaceSMReg(3 downto 0)	<= STATE;		
Bits[31:0]: Number of trigger events.		Value	

Description	Address	Access	Width
<b>Test signals register</b>	<b>0x874</b>	<b>RW</b>	<b>32</b>
The digitizer board has 16 test signal plus a test clock (see connector P11). This register sets which signals are going to be output into those signals.	<b>Bit Value</b>		
	1	0	
<b>Bits[7:0]:</b> Selects signal to be output into the test pins.			
<b>Bits[31:12]:</b> TBD	Value		

## Selection 00

```

Testsig00(15) <= FIFO_PAF_N;
Testsig00(14 downto 0) <= TenChannelDebugsig(14 downto 0);

```

## Where

```

DEBUG_CHANNEL_SELECT => TenChannelDEBUG (3 DOWNT0 0), --open
DEBUG_SIZE => TenChannelDEBUG (12 DOWNT0 4) --open
TenChannelDEBUG(13) <= ENABLEout(0);
TenChannelDEBUG(14) <= PREBUFFER_ACK(0);

```

## Selection 01

```

Testsig01(15) <= LED_TRIGGERsig(9);
Testsig01(14) <= CC_LEDsig;
Testsig01(13) <= FB_LED_OUTsig;
Testsig01(12) <= HM_Validatesig
Testsig01(11) <= FIFO_OE_N;
Testsig01(10) <= FIFO_WEN_N;
Testsig01(9) <= StatusReg9sig(15);-- <= PREBUFFER_READY;
Testsig01(8 downto 7)<= StatusReg9sig(11 downto 10);-- <= TRIG_POLARITY;
Testsig01(6 downto 5)<= StatusReg9sig(4 downto 3);-- <= TRIG_MODE;
Testsig01(4) <= StatusReg9sig(2);-- <= PILEUP;
Testsig01(3) <= StatusReg9sig(0);-- <= ENABLE;
Testsig01(2) <= PREBUFFER_ACKMSDebugsig(9);
Testsig01(1) <= PREBUFFER_READYDebugsig(9);
Testsig01(0) <= FB_SYNCsig;

```

## Selection 02

```

Testsig02(15) <= LED_TRIGGERsig(9);
Testsig02(14) <= CC_LEDsig;
Testsig02(13) <= FB_LED_OUTsig;
Testsig02(12) <= HM_Validatesig
Testsig02(11) <= FIFO_OE_N;
Testsig02(10) <= FIFO_WEN_N;
Testsig02(9 downto 5)<= PREBUFFER_ACKMSDebugsig(9 downto 5);
Testsig02(4 downto 0)<= PREBUFFER_READYDebugsig(9 downto 5);

```

## Selection 03

```

Testsig03(15) <= LED_TRIGGERsig(9);
Testsig03(14) <= CC_LEDsig;
Testsig03(13) <= FB_LED_OUTsig;
Testsig03(12) <= HM_Validatesig
Testsig03(11) <= FIFO_OE_N;
Testsig03(10) <= FIFO_WEN_N;
Testsig03(9 downto 5)<= PREBUFFER_ACKMSDebugsig(4 downto 0);
Testsig03(4 downto 0)<= PREBUFFER_READYDebugsig(4 downto 0);

```

## Epics commands

Esc k brings

l RIGHT

h left



x delete  
i insert esc  
return  
r single character replacement