



## SEQUENTIAL CIRCUIT.

- Sequential circuits are those circuits in which the present output depends not only on the present input but also on the previous output.
- Sequential circuits have memory.
- Basic building blocks are latches and flip-flop.



Sequential circuit Block.


### NAND GATE.



$$Y = \overline{A \cdot B}$$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

⇒ O/P is low only if all the I/Ps are High.




State of the ckt will remain same.



Not using NAND.


### Latch.



A	B	$Q_n$	$Q_{n+1}$
0	0	0	Invalid
0	0	1	Invalid
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

$Q_{n+1}$   
Invalid (X)  
1  
0  
 $Q_n$  (No change).

### S-R Latch.



S	R	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	X


Opposite of above as the inputs are inverted

$E_n$	S	R	$Q_{n+1}$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	Invalid
0	X	X	$Q_n$



# Working of A-B Latch


A B  $Q_n$  |  $Q_{n+1}$   
0 0 0 | 1




A	B	$Q_{n+1}$
0	0	X
0	1	1
1	0	0
1	1	$Q_n$

A/B	$Q_n$	$Q_{n+1}$
0/0	0	Invalid
0/0	1	Invalid
0/1	0	1
0/1	1	1
1/0	0	0
1/0	1	0
1/1	0	$Q_n$
1/1	1	$Q_n$






A B  $Q_n$  |  $Q_{n+1}$   
0 0 1 | 0



A B  $Q_n$  |  $Q_{n+1}$   
0 1 0 | 1



A B  $Q_n$  |  $Q_{n+1}$   
0 1 1 | 1




Output  $\rightarrow Q_n$   
Same output.  $0 \rightarrow 0$   
 $1 \rightarrow 1$ .

Output  $\rightarrow Q_n$ .  
Same output  $1 \rightarrow 1$   
 $0 \rightarrow 0$ .

$Q_{n+1}$
$Q_n$
0
1
X

level (+, -).

## J-K-Flip-Flop:




clk	J	K
<del>1</del>	0	0
1	0	1
✓	1	0
✓	1	1
X	X	X

J	K	$Q_n$	$Q_{n+1}$
1	1	0	1
1	1	1	0

In this after one output once the clk pressed so again we cannot press so after one revolution the (1) will not accept the input so the output will be because

T	$Q_{n+1}$
0	$Q_n$
1	$\overline{Q_n}$

D-Flip-Flop (Delay flip-flop).





characteristic table

S	R	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

$$Q_{n+1} = \sum m(1, 4, 5) + \sum d(6, 7)$$

$\overline{S}$	$R$	$Q_n$	00	01	11	10
0	0	0	0	1	0	0
1	0	1	1	0	1	0
1	1	0	X	X	X	X
1	1	1	X	X	X	X

$$Q_{n+1} = S + \overline{R} Q_n$$

characteristic equation.

J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
1	0	0	1
0	1	0	0
1	1	0	1
0	1	1	0
1	0	1	1
1	1	0	1
1	1	1	0

$$Q_{n+1} = \sum m(1, 4, 5, 6)$$

J	$K Q_n \cdot \overline{K} \overline{Q_n}$	$\overline{K} Q_n$	$K Q_n$	$\overline{K} \overline{Q_n}$
0	0	0	0	1
1	0	1	0	0
0	1	0	0	0
1	1	1	1	0

$$Q_{n+1} = J \overline{Q}_n + \overline{K} Q_n$$

J	$Q_{n+1}$
0	0
1	0

J	$Q_{n+1}$
0	0
1	1

# characteristic table.

T	$Q_n$	$Q_{n+1}$
0	0	0
1	0	1
2	1	0
3	1	1

T	$Q_n$	$\bar{Q}_n$	$Q_{n+1}$
0	0	1	0
1	0	1	1
2	1	0	0
3	1	0	1

$$Q_{n+1} = T\bar{Q}_n + TQ_n = T \oplus Q_n$$

D	$Q_n$	$Q_{n+1}$
0	0	0
1	0	1
2	1	0
3	1	1

D	$Q_n$	$\bar{Q}_n$	$Q_{n+1}$
0	0	1	0
1	0	1	1
2	1	0	0
3	1	0	1

$$Q_{n+1} = D$$

## Excitation Table.

SR				JK	
$Q_n$	$Q_{n+1}$	S	R	$Q_n$	$Q_{n+1}$
0	0	0	X	0	0
0	1	1	0	0	1
1	0	0	1	1	0
1	1	X	0	1	1

JK			
$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	0
1	0	0	1
1	1	1	X

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Ans

$T = \text{XOR se aarth hai. toh kisse ka XOR kare same output aayega.}$

Date / /  
Page No.  
STATUS MIND

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

output ko toggle

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

As the input same output

$Q_{n+1} = D$   
 $D = Q_{n+1}$

### Flip-flops with Asynchronous ~~at~~ inputs.

1. These inputs ( $P_r$ ,  $C_r$ ) are independent from clock and actual flip-flop inputs.
2.  $P_r$  (if activated) makes the output high.
3.  $C_r$  (if activated) makes the output zero.
4. So in order to achieve ~~to~~ normal flip-flop operation these inputs must be deactivated or disabled.



## S-R Flip-flop

Truth Table

S	R	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	X

Characteristic Table

S	R	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

Excitation Table

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

## J-K Flip Flop

Truth Table

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$
X	X	$Q_n$

Characteristic Table

J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Excitation Table

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

## flip-flop conversion.

Given ff  $\rightarrow$  Target ff.

- |                     |   |
|---------------------|---|
| SR-JK               | SR $\rightarrow$ JK.  |
| SR-T.               | $\rightarrow$ Excitation table of the given ff must be known.                               |
| SR-D.               |   |
| JK-T                | $\rightarrow$ Characteristic table of the target flip flop must be known.                   |
| JK $\rightarrow$ D. |   |
| T $\rightarrow$ JK  | $\rightarrow$ Prepare K-maps for given ff inputs  |
| T $\rightarrow$ D   | $\rightarrow$ Labelling in terms of target ff inputs and previous outputs.                  |
| D $\rightarrow$ JK  | $\rightarrow$ Make an updated block level circuit using the <del>K-map</del> K-Map answers. |
| D $\rightarrow$ T   |   |

Excitation Table  $SR \rightarrow JK$  characteristic table.

①.

$Q_n$	$Q_{n+1}$	$SR$	$JK$	$Q_{n+1}$
0	0	0X	00	$Q_n$
0	1	10	01	0
1	0	01	10	1
1	1	X0	11	$Q_n$

J	K	$Q_n$	$Q_{n+1}$	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

$$S = \sum m(4, 6) + \sum d(1, 5).$$

$$R = \sum m(3, 7) + \sum d(0, 2).$$

$KQ_n$

$J \backslash KQ_n$	00	01	11	10
$\bar{J}$ 0	0	X	0	0
J 1	1	X	1	1


$$S = J \bar{Q}_n$$

$KQ_n$

$J \backslash KQ_n$	0	1	2	3
0	X	1	1	X
1	1	1	1	1

$$R = KQ_n$$





②  $SR \rightarrow T$  Characteristic Table.  
Excitation table.

	T	$Q_n$	$Q_{n+1}$	S	R
0	0	0	0	0	X
1	0	1	1	X	0
2	1	0	1	1	0
3	1	1	0	0	1

Rough.

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$$S = \sum m(2) + \sum d(1)$$


$$R = \sum m(3) + \sum d(0)$$

T	$Q_n$	$\bar{Q}_n$	$Q_n$
T	0	1	0
$\bar{T}$	0	1	1
T	1	0	1
$\bar{T}$	1	0	0

$$S = T\bar{Q}_n$$

T	$Q_n$	$\bar{Q}_n$	$Q_n$
T	0	1	0
$\bar{T}$	0	1	1
T	1	0	1
$\bar{T}$	1	0	0

$$R = TQ_n$$



Excitation  $SR \rightarrow D \rightarrow$  Characteristic table.  
Table.

D	$Q_{n+1}$
0	0
1	1

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

	D	$Q_n$	$Q_{n+1}$	S	R
0	0	0	0	0	X
1	0	1	0	0	1
2	1	0	1	1	0
3	1	1	1	X	0

$$S = \sum m(2) + \sum d(3)$$


$$R = \sum m(1) + \sum d(0)$$

D	$Q_n$	$\bar{Q}_n$	$Q_n$
$\bar{D}$	0	0	1
D	1	1	X

D	$Q_n$	$\bar{Q}_n$	$Q_n$
$\bar{D}$	0	X	1
D	1	2	3

$$S = D$$

$$R = \bar{D}$$



(4)

JK  $\rightarrow$  T. Characteristic table.

Excitation Table.

T	$Q_{n+1}$
0	$Q_n$
1	$Q_n$

$Q_n$	$Q_{n+1}$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

	T	$Q_n$	$Q_{n+1}$	J	K
0	0	0	0	0	x
1	0	1	1	x	0
2	1	0	1	1	x
3	1	1	0	x	1

$$J = \sum m(2) + \sum d(1, 3)$$



$$K = \sum m(3) + \sum d(0, 2)$$

$Q_n$	$\bar{Q}_n$	$Q_n$
T	$\bar{T}$	0
$\bar{T}$	T	0
T	$\bar{T}$	1
$\bar{T}$	T	1

$$J = T\bar{Q}_n \quad J = T$$

$Q_n$	$\bar{Q}_n$	$Q_n$
T	$\bar{T}$	0
$\bar{T}$	T	0
T	$\bar{T}$	1
$\bar{T}$	T	1

$$K = TQ_n \quad K = T$$





(5)

JK  $\rightarrow$  D  $\rightarrow$  characteristic Table  
Excitation Table

D	$Q_{n+1}$
0	0
1	1

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	<del>0</del>	X
1	0	X	1
1	1	X	0

	D	$Q_n$	$Q_{n+1}$	J	K
0	0	0	0	0	X
1	0	1	0	X	1
2	1	0	1	1	X
3	1	1	1	X	0

$$J = \sum m(2) + \sum d(1, 3)$$


$$K = \sum m(1) + \sum d(0, 3)$$

$Q_n$	$\bar{Q}_n$	$Q_n$
0	0	1
1	0	1
1	1	0
0	1	0

$Q_n$	$\bar{Q}_n$	$Q_n$
0	0	1
1	0	1
1	1	0
0	1	0

$$J = D$$

$$K = \bar{D}$$



(6)-

T → JK Characteristic Table

Excitation Table

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$



$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

	J	K	$Q_n$	$Q_{n+1}$	T
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	0	0
3	0	1	1	0	1
4	1	0	0	1	1
5	1	0	1	1	0
6	1	1	0	1	1
7	1	1	1	0	1

$$T = \sum m(3, 4, 6, 7)$$

J	$KQ_n \cdot \bar{Q}_n$	$\bar{K}Q_n$	$KQ_n$	$K\bar{Q}_n$
0	0	0	0	0
1	1	0	1	0
0	0	1	0	1
1	1	1	1	1

$$T = J\bar{Q}_n + KQ_n$$



(7)

$T \rightarrow D$  Characteristic Table.

Excitation.

Table

D	$Q_{n+1}$
0	0
1	1


$Q_n$	$Q_{n+1}$	T.
0	0	0
0	1	1
1	0	1
1	1	0

	D	$Q_n$	$Q_{n+1}$	T
0	0	0	0	0
1	0	1	0	1
2	1	0	1	1
3	1	1	1	0

~~$T = \sum m(1, 2)$~~   
 $T = \sum m(1, 2)$

D	$Q_n$	$\bar{Q}_n$	$Q_n$
$\bar{D}$	0	0	1
D	1	1	3

$T = D\bar{Q}_n + \bar{D}Q_n$





8

$D \rightarrow JK$

Excitation Table.

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$

characteristic Table.



$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

	J	K	$Q_n$	$Q_{n+1}$	D.
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	0	0
3	0	1	1	0	0
4	1	0	0	1	1
5	1	0	1	1	1
6	1	1	0	1	1
7	1	1	1	0	0


$$D = \sum m(1, 4, 5, 6)$$

J \ $Q_n$	0	1
0	0	1
1	1	0

$$D = \bar{K}Q_n + J\bar{Q}_n$$








①.  $t_{min} \leq t_{clk} \leq t_{ip}$ . (reducing the clock duration).

② Use edge triggered clocks (trc, -ve).



Truth Table JK

③ Master's-slave JK flip-flop.



(+ve half)  
master is working.

clock.   
 clk (-ve) by not gate (+ve) so slave will work so slave will copy the output of master to its own output.   
 This condition will never occur.

$$\textcircled{1} \quad Q_m = Q_s \\ Q_m = \overline{Q_s}$$

②. SR slave invalid problem.

③. Not Gate b/w clocks.



# Counters (Up, Down, Random).

Synchronous      Asynchronous (Ripple)


## Asynchronous (Up counters)

- No. of flip-flops required is equal to no. of bits in max count.
- flip-flop will always be T-flip-flop (all T-<sup>inputs</sup> connected to 1).
- -ve edge clock will be used. (for +ve down counter)
- clock is <sup>externally</sup> given only to LSB flip-flop.
- Rest of the flip-flops will get their clock from their left flip-flop output.
- No. of stages in a counter is equal to mod of the counter.

MOD / MODULUS / MODULO / DIVIDE BY.

(0-7)

MOD 8 Asynchronous up counter.




$\downarrow$  -ve edge.

for up counter.

Date / /  
Page No. GENIUS MIND

clk	$Q_C$	$Q_B$	$Q_A$
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0

MOD 8 Asynchronous down counter.



clk	$Q_C$	$Q_B$	$Q_A$
0	0	0	0
1	1	1	1
2	1	1	0
3	1	0	1
4	1	0	0
5	0	1	1
6	0	1	0
7	0	0	1
8	0	0	0

count Display.




16 8 4 2 1


no. of flip flop.  
 $16 = 2^4 \rightarrow$  no. of flip-flop.

Date / /  
 Page No.  
 GENIUS MIND

### MOD-16 UP Counter



### MOD-12. Asynchronous up-counter.






fill 11 not required 12.

MOD-12 Asynchronous  
up counter.

Count Display.



$Q_D \ Q_C \ Q_B \ Q_A$   
0 0 0 0



Required.

1 0 1 1



1 1 0 0

Not Required.


1 1 1 1



Scanned by CamScanner









T.T for 2x1 mux,

$S_0$	$y$
0	$I_0$
1	$I_1$

$$Y = \overline{S_0} I_0 + S_0 I_1$$

Circuit for 2x1 mux.






### Synchronous Counters.

- No boundation of flip-flop.
- No boundation of clock.
- 
- Excitation<sup>table</sup> of flip-flop must be known.
- Prepare state diagram.
- Prepare state table.
- Prepare K-maps for the flip-flop inputs in terms of previous state outputs.
- Draw circuit as per the K-map expressions.

UP:

MOD - 8 Synchronous counter using J-K flip-flop.

8 States (000 → 111) (no. of FFs = 3) →  $Q_C Q_B Q_A$ .



$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

State Table.

clk	Present st.			Next st.			FF g/p.			
	$Q_C$	$Q_B$	$Q_A$	$Q_{C+1}$	$Q_{B+1}$	$Q_{A+1}$	$J_C K_C$	$J_B K_B$	$J_A K_A$	
1	0	0	0	0	0	1	0X	0X	1X	0
2	0	0	1	0	1	0	0X	1X	X1	1
3	0	1	0	0	1	1	0X	X0	1X	2
4	0	1	1	1	0	0	1X	X1	X1	3
5	1	0	0	1	0	1	X0	0X	1X	4
6	1	0	1	1	1	0	X0	1X	X1	5
7	1	1	0	1	1	1	X0	X0	1X	6
8	1	1	1	0	0	0	X1	X1	X1	7

In this we write the numbers of the next stage.

$$J_C = \sum m(3) + \sum d(4, 5, 6, 7)$$

$$K_C = \sum m(7) + \sum d(0, 1, 2, 3)$$

$$J_A = \sum m(0, 2, 4, 6) + \sum d(1, 3, 5, 7)$$

$$K_A = \sum m(1, 3, 5, 7) + \sum d(0, 2, 4, 6)$$



$$Q_B Q_A$$

1	4	1	5	X	7	X	6
---	---	---	---	---	---	---	---

$\sim B \rightarrow A$

$$J_B = \overline{Q_B} Q_A$$

$$Q_C$$

	X <sub>0</sub>	X <sub>1</sub>	1		2
	X <sub>4</sub>	X <sub>5</sub>	1		6

$K_B = Q_A$

$$K_B = Q_A$$


$$Q_B Q_A$$

1	X <sub>1</sub>	X <sub>3</sub>	1	2
1	X <sub>5</sub>	X <sub>7</sub>	1	6

$$Q_B Q_A$$


$$J_A = 1$$

$$\begin{aligned} J_C &= Q_B Q_A & J_B &= Q_A & J_A &= 1 \\ K_C &= Q_B Q_A & K_B &= Q_A & K_A &= 1 \end{aligned}$$



→ MOD - 8 Down Counter (using T).  
3T-FF.

$Q_n$	$Q_{n+1}$	T.
0	0	0
0	1	1
1	0	1
1	1	0



$Q_{CH}$  $Q_{B+1}$  $Q_{A+1}$ 

1

1

0

1

0

1

1

0

0

0

1

1

0

1

0

0

0

1

0

0

0

1


1

1



Q. MOD-10 Synchronous up counter.  
 9 stages 4 FF's.  
 (0000 → 1001).

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0



	$Q_D$	$Q_C$	$Q_B$	$Q_A$	$Q_{DH}$	$Q_{CH}$	$Q_{BH}$	$Q_{AH}$	$T_D$	$T_C$	$T_B$	$T_A$
0	0	0	0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	0	0	1	0	0	0	1	1
2	0	0	1	0	0	0	1	1	0	0	0	1
3	0	0	1	1	0	1	0	0	0	1	1	1
4	0	1	0	0	0	1	0	1	0	0	0	1
5	0	1	0	1	0	1	1	0	0	0	1	1
6	0	1	1	0	0	1	1	1	0	0	0	1
7	0	1	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	1	0	0	1	0	0	0	1
9	1	0	0	1	0	0	0	0	1	0	0	1
10	1	0	1	0	X	X	X	X	X	X	X	X
11	1	0	1	1	X	X	X	X	X	X	X	X
12	1	1	0	0	X	X	X	X	X	X	X	X
13	1	1	0	1	X	X	X	X	X	X	X	X
14	1	1	1	0	X	X	X	X	X	X	X	X
15	1	1	1	1	X	X	X	X	X	X	X	X

$$T_D = \sum m(7, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$$T_C = \sum m(3, 7) + "$$

$$T_B = \sum m(1, 3, 5, 7) + "$$

$$T_A = \sum m(0, 1, 2, 3, 4, 5, 6, 7, 8, 9) + "$$

$Q_D Q_C$   $Q_B Q_A$

	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
10	8	9	X <sub>11</sub>	X <sub>10</sub>

$Q_D Q_C$   $Q_B Q_A$

	0	1	3	2
0			1	
4			1	
X <sub>12</sub>	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
8		9	X <sub>11</sub>	X <sub>10</sub>

$$T_D = Q_D Q_A + Q_C Q_B Q_A$$

$$T_C = Q_B Q_A$$

	0	1	3	2
4		1	1	
X <sub>12</sub>	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
8		9	X <sub>11</sub>	X <sub>10</sub>

	0	1	3	2
4		1	1	
X <sub>12</sub>	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
8	1	9	X <sub>11</sub>	X <sub>10</sub>

$$T_B = \overline{Q_D} Q_A$$

$$T_A = 1$$




MOD-8 Synchronous even counter using D-flip flop.

8 stages (000 → 111). 3 flip-flops.

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

	$Q_C$	$Q_B$	$Q_A$	$Q_{C+1}$	$Q_{B+1}$	$Q_{A+1}$	$D_C$	$D_B$	$D_A$
0	0	0	0	0	0	1	0	0	1
1	X	X	X	X	X	X	X	X	X
2	0	1	0	0	1	1	0	1	1
3	0	1	1	X	X	X	X	X	X
4	1	0	0	1	0	1	1	0	0
5	1	0	1	X	X	X	X	X	X
6	1	1	0	1	1	1	1	1	1
7	1	1	1	X	X	X	X	X	X
8									






MOD-8.

Design a 3-bit Gray counter (synchronous).

→ 8 states (000-111) (No. of FF's = 3) →  $Q_C, Q_B, Q_A$ .

State Diagram.



$Q_m$	$Q_{m+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

	$Q_C$	$Q_B$	$Q_A$	$Q_{C+1}$	$Q_{B+1}$	$Q_{A+1}$	$T_C$	$T_B$	$T_A$	
0	0	0	0	0	0	1	0	0	1	000
1	0	0	1	0	1	1	0	1	0	001
3	0	1	1	0	1	0	0	0	1	011
2	0	1	0	1	1	0	1	0	0	010
6	1	1	0	1	1	1	0	0	1	110
7	1	1	1	1	0	1	0	1	0	111
5	1	0	1	1	0	0	0	1	0	101
4	1	0	0	0	0	0	1	0	0	100

$$T_C = \sum m(2, 4)$$

$$T_B = \sum m(1, 7)$$

$$T_A = \sum m(0, 3, 6, 5)$$

$Q_C$	00	01	11	10
0	0	1	3	2
1	4	5	7	6

$$T_C = \bar{Q}_C \bar{Q}_B \bar{Q}_A + Q_C \bar{Q}_B \bar{Q}_A$$

	0	1	3	2
4	5	1	7	6

$$T_B = \bar{Q}_C \bar{Q}_B Q_A + Q_C Q_B Q_A$$


	$\bar{Q}_B \bar{Q}_A$	$\bar{Q}_B Q_A$	$Q_B \bar{Q}_A$	$Q_B Q_A$
$\bar{Q}_C$	1	1	3	2
$Q_C$	4	5	7	6

$$T_A = \bar{Q}_C \bar{Q}_B \bar{Q}_A + Q_C \bar{Q}_B Q_A + \bar{Q}_C Q_B Q_A + Q_C Q_B \bar{Q}_A$$

Design a 3-bit synchronous up - counter  
 Design a mod-8 even/odd D-FF.

Example:

$$T_c = \frac{\bar{Q}_A \bar{Q}_B}{Q_A Q_B} + \frac{\bar{Q}_C \bar{Q}_B}{Q_C Q_B} + \frac{Q_B Q_A}{Q_B Q_A}$$



Design a synchronous counter which gives following  
 o/p sequence: 0, 1, 7, 4, 9, 12, 3, 6, 15, 2.

Avoid lock out cond<sup>n</sup>.

We want  
 till 26 when  
 27 is there  
 we want  
 zero.

27  $\rightarrow$   $(11011)_5$   
 MSB LSB

$Q_E Q_D Q_B Q_A$   $\rightarrow$  must be zero

Date / /  
 Page No.  
 GENIUS MIND

Clear

MOD-27 asynchronous / Ripple Up counter.  
 count Display.

