3. PMOS

AIM: To study the P-MOSFET and plot the I-V characteristics curves using simulation

Tool used: Some study about P-MOSFET and Cogenda Visual TCAD tool

Theory: P-MOSFET is a type of transistor and basically a four terminal voltage controlled device used in the electronic circuits with the terminal names are **GATE, SOURCE, DRAIN, and SUBSTRATE**

- There are two types of P-MOS (i) **Depletion Type** (ii) **Enhancement Type**
- **Depletion Type :** There is the presence of impurity in the substrate during the fabrication process that makes near the channel region that makes easy the flow of current even when there is no biasing due to the presence of a channel already
- **Enhancement Type :** There is the mobility is blocked of those minority charge particles in the substrate by using **Voltage threshold doping** to enhance the device
- **Voltage threshold doping :** During the fabrication process a doping with is done below the gate region to enhance the threshold voltage of the device so that device will not start very sooner due to the presence of minority charge particles , with the help of this doping the holes and the electron recombination takes place and the area left below gate is remain neutral until the biasing with suitable work function of the gate material is applied on the device



Fig 3 (a) Types of MOSFET

OPERATIONS

- when we apply the constant biasing for **DRAIN** and voltage sweep biasing on **GATE** to have the characteristics plot between the Voltage (applied on gate) Vs current from **DRAIN** this is known as **TRANSFER** characteristics
- when we apply the voltage sweep biasing on **DRAIN** and fix biasing on **GATE** to have the characteristics plot between the Voltage (applied on drain) Vs current from **DRAIN** this is known as **OUTPUT** characteristics
- Below in figure are the P-MOSFET standard characteristics



Fig 3(b) Transfer characteristics Curve



Fig 3(c) Output characteristics Curve

Procedure:

1. Open the Visual TCAD tool by clicking on the icon in start menu for windows user and for Linux(ubuntu or rhel) open the terminal [ctrl+alt+t]
2. Go to the new file and choose the Device Drawing as an option
3. A window with black background will open up with default grid spacing width of 0.01um
4. He are preparing a P-MOSFET of (L=0.6um x H=0.5um) with the Source region and the Drain region (L=0.1um x H=0.03um) and Substrate (L=0.6um x H=0.5um) along with Gate (L=0.2um x H=0.03um) and oxide (L=0.2um x H=0.01um).
5. With the help of the shapes given on the left top use rectangular shape to design the device
6. The actual shape is designed below using the rectangular shape



Fig 3(d) Structure of a MOSFET

7. Add the region label substrate (0.6um x 0.5um) from the silicon material with the mesh size assumed as $1/10^{th}$ of the block size e.g. as it is of 4um block length so max. meshing size will be **0.05um**

8. Add the region label of the another three blocks that are Source(L=0.03um x H=0.1um), Drain(L=0.1um x H=0.03um), Substrate (0.6um x 0.02um) with the aluminum (Al) region and keep the max mesh size same as given by default as we don't require to calculate on the metal-semiconductor junctions. Another two regions are Gate with material (P Poly Silicon) along with the oxide region below Gate region with material (silicon oxide) having the mesh size of **0.05.**



Fig 3(e) Structure of a MOSFET with all regions with material



Fig 3(f) Source region with material meshing and details



Fig 3(g) Substrate region with material meshing and details



Fig 3(h) Drain region with material meshing and details



Fig 3(i) Gate region with material meshing and details



Fig 3(j) Oxide region with material meshing and details



Fig 3(k) Body with material and meshing Details

9. Now with the option of Add Doping Profile we will make the two regions
    - First doping profile **is uniform doping profile** of **N type** /**Acceptor** with the doping concentration of **(1e+16)/cm^3** across the whole region from top to bottom uniformly or we can say (0.6um x 0.5um) above the **Body** region from top to bottom



    - Second doping profile is of **P type / Donor** starts below the **Oxide** layer and from **top to bottom** towards both extreme left to the **Source** as well as extreme right to the **Drain** with the dimensions (0.2um x 0.01um) along with the **doping**

conc.(1e+18) /cm^3 and the **Y-characteristics** length will be **0.005um** with **X-Y ratio** of **1.**





- Third doping profile is also of **P type / Donor** starts below the mid of the **Source** and **Drain** with **Oxide** as common, from **top to bottom** towards both extreme left to the **Source** as well as extreme right to the **Drain with** the dimensions (0.15um x 0.02um) along with the **doping conc. (1e+20) /cm^3** and the **Y-characteristics** length will be **0.025um** with **X-Y ratio** of **0.8.**





- Fourth doping profile is of **N type /Acceptor** for the **threshold voltage doping implant** with the doping concentration **(1e+18) /cm^3** along with the characteristics length of **0.01um** and **X-Y ratio** is **1**.



Fig 3(l) Doping Profile structure view

10. Now with the option **Do Mesh [ ]**we can meshed the device and refine the mesh with the option **Refine Existing Mesh [ ]** and we can also do the mesh by **spring method** ,the area of junction will be so denser after refining it 2-3 times ,the tool automatically detect the Junction of material and used to do the denser mesh at junctions automatically



Fig 3(m) Meshing of PMOS

11. After the meshing being done we will save this file to **.tif** file using **Device** option in menu bar above we will get an option below "**Save mesh to file**"
12. After the mesh file saved to .tif file **go to the file option above** and open the **Device simulation**
13. From the **folder below Setup** with the location we can open the .tif file and it will take some time or earlier load the structure from .tif file along with the contacts shown on the middle electrode work area e.g. **GATE, SOURCE, DRAIN, and SUBSTRATE**
14. We will apply biasing as shown in fig below



Fig 3(n) PMOS Simulation

15. Now Provide some Voltage Sweep biasing to the **GATE** (-2v with step size 0.05) and **Drain** with Constant voltage e.g. (-0.5,-1,-1.5,-2) and save with some name then with the help of **Run** button we can simulate our device by firstly save as a **.sim** file and then **create a folder** named as results or run or as per user wants to give name to it, after choosing the folder for simulation our simulation will be submitted and will give the results or we can open the file **result.dat** from the folder we have selected to simulate in.
16. Now we can **Plot the data** with the help of results or spreadsheets **between I(Drain)** and **V app(GATE)**
17. Results with Spreadsheet and Plot are given below**:**



	x (Vapp(Gate) [V])	y (I(Drain) [A])@(gate=-0.5v)	y (I(Drain) [A])@(gate=-1v)	y (I(Drain) [A])@(gate=-1.5v)	y (I(Drain) [A])@(gate=-2v)
1	-2	0.000107773	0.000240381	0.000154089	0.000164512
2	-1.95	0.000103458	0.00013333	0.000145972	0.000159641
3	-1.9	9.90153e-05	0.000126546	0.000138691	0.000148752
4	-1.85	9.44442e-05	0.000119151	0.00013104	0.000140872
5	-1.8	8.97421e-05	0.000112036	0.000123433	0.000133027
6	-1.75	8.49145e-05	0.000104942	0.00011588	0.00012524
7	-1.7	7.99621e-05	9.78912e-05	0.000108354	0.000117495
8	-1.65	7.48933e-05	9.08841e-05	0.0001009	0.000109801
9	-1.6	6.9712e-05	8.39481e-05	9.33332e-05	0.000102164
10	-1.55	6.4413e-05	7.70976e-05	8.6261e-05	9.46227e-05
11	-1.5	5.90155e-05	7.03408e-05	7.9094e-05	8.71778e-05
12	-1.45	5.36717e-05	6.39639e-05	7.20408e-05	7.98351e-05
13	-1.4	4.82936e-05	5.71378e-05	6.50653e-05	7.262e-05
14	-1.35	4.29626e-05	5.07855e-05	5.82439e-05	6.54939e-05
15	-1.3	3.77288e-05	4.46275e-05	5.16013e-05	5.85251e-05
16	-1.25	3.26099e-05	3.86982e-05	4.51552e-05	5.17429e-05
17	-1.2	2.76738e-05	3.3005e-05	3.8942e-05	4.51606e-05
18	-1.15	2.29596e-05	2.75838e-05	3.298e-05	3.88129e-05
19	-1.1	1.85128e-05	2.24781e-05	2.72874e-05	3.27311e-05
20	-1.05	1.44329e-05	1.77421e-05	2.19366e-05	2.69047e-05

Fig 3(o) PMOS Simulation Input Results



Fig 3(p) PMOS Simulation transfer characteristics Plots

19. We will also do the simulation to plot output characteristics by sweeping the voltage of **DRAIN** and making the contestant voltage supply at **GATE** shown in the figure below with results and also multiple results plot with different **GATE** voltage with the help of the option **[ ]** after the graph will be plotted

	x (Vapp(Drain) [V])	y (I(Drain) [A])@(gate=2v)	y (I(Drain) [A])@(gate=1v)	y (I(Drain) [A])@(gate=1.5v)	y (I(Drain) [A])@(gate=0.5v)
1	0	-3.73394811566893e-17	-3.98946e-17	-3.01911e-17	-1.87999e-16
2	0.05	3.82574042147394e-05	1.36015e-05	2.9468e-05	1.42184e-08
3	0.1	7.45287544884841e-05	2.29169e-05	5.63624e-05	1.69483e-08
4	0.15	0.000107996509518287	2.79641e-05	7.9774e-05	1.79224e-08
5	0.2	0.000138074410991677	3.02553e-05	9.9022e-05	1.86333e-08
6	0.25	0.000164410675553866	3.14186e-05	0.000113755	1.93129e-08
7	0.3	0.000186965313326279	3.22153e-05	0.000124076	2.00008e-08
8	0.35	0.000205782794874804	3.28859e-05	0.000130657	2.07067e-08
9	0.4	0.000221020393934945S	3.35054e-05	0.000134649	2.14352e-08
10	0.45	0.000233086483694345	3.41016e-05	0.00013721	2.219e-08
11	0.5	0.000242650173765I7	3.46867e-05	0.000139597	2.297 43e-08
12	0.55	0.000249025237465S5	3.52665e-05	0.000140679	2.37916e-08
13	0.6	0.00025390720940I	3.58456e-05	0.000142116	2.46449e-08
14	0.65	0.000257481816I5618	3.64281e-05	0.000143479	2.55378e-08
15	0.7	0.000260249501189021	3.70171e-05	0.000144801	2.647356-08
16	0.75	0.000262523152224531	3.76151e-05	0.000146094	2.74557e-08
17	0.8	0.000264528981329749	3.8224e-05	0.000147372	2.8488e-08
18	0.85	0.000266962709461086	3.884S4e-05	0.000148643	2.95745e-08
19	0.9	0.000268077942857Z4	3.94804e-05	0.000149911	3.07159e-08

	x (Vapp(Drain) [V])	y (I(Drain) [A])	y (I(Drain) [A])	y (I(Drain) [A])	y (I(Drain) [A])
1	-2	-1.07671e-08	-2.14339e-05	-8.71778e-05	-0.000164512
2	-1.95	-1.01729e-08	-2.09663e-05	-8.63946e-05	-0.000163532
3	-1.9	-9.62738e-09	-2.05025e-05	-8.56036e-05	-0.00016254
4	-1.85	-9.12533e-09	-2.00434e-05	-8.48082e-05	-0.000161535
5	-1.8	-8.66233e-09	-1.95893e-05	-8.40079e-05	-0.000160519
6	-1.75	-8.23026e-09	-1.91411e-05	-8.32033e-05	-0.000159489
7	-1.7	-7.81863e-09	-1.86957e-05	-8.23941e-05	-0.000158439
8	-1.65	-7.43774e-09	-1.82563e-05	-8.158e-05	-0.000157373
9	-1.6	-7.08466e-09	-1.78254e-05	-8.07604e-05	-0.000156291
10	-1.55	-6.7568e-09	-1.74033e-05	-7.99309e-05	-0.00015519
11	-1.5	-6.45183e-09	-1.69907e-05	-7.9094e-05	-0.000154069
12	-1.45	-6.16766e-09	-1.65872e-05	-7.8251e-05	-0.000152916
13	-1.4	-5.90244e-09	-1.61949e-05	-7.74024e-05	-0.000151731
14	-1.35	-5.65448e-09	-1.58118e-05	-7.65476e-05	-0.0001505I2
15	-1.3	-5.41667e-09	-1.54385e-05	-7.56861e-05	-0.000149257
16	-1.25	-5.19034e-09	-1.50772e-05	-7.48169e-05	-0.00014796
17	-1.2	-4.97828e-09	-1.47278e-05	-7.39395e-05	-0.000146617
18	-1.15	-4.77925e-09	-1.43898e-05	-7.30543e-05	-0.000145205
19	-1.1	-4.59214e-09	-1.4063e-05	-7.21626e-05	-0.000143705
20	-1.05	-4.41593e-09	-1.37467e-05	-7.12599e-05	-0.000142103

Fig 3(q) PMOS Simulation Output Results



Fig 3(r) PMOS Simulation transfer characteristics Plots

20. We will also make circuit symbol and do the simulation of the PMOS as Circuit-Mixed Mode simulation shown below is the PMOS conversion steps into circuit element steps
21. Now again load the .sim file into the device simulation option and select the **Circuit element** in **Simulation Mode** option as shown



Fig 3(s) PMOS circuit element conversion



Fig 3(t) PMOS symbol of transistor

22. Now go to the file > Circuit Schematic and load the **.sim** file and from the option Numerical device and make a mixed mode circuit by choosing the 180 nm technology of PMOS from the library for mixed mode simulation as shown in the figure



Fig 3(u) PMOS Simulation transfer characteristics mixed mode setup

	time [s]	time_step [s]	V(0) [V]	V(m1drain) [V]	V(m1gate) [V]	V(m1source) [V]	V(m1bulk) [V]	V(probe1pos) [V]
1	0	5e-10	0	0.999999999999921	2.53124020826462e...	6.67006605857453e...	3.63204402292981e...	0.999999999999921
2	5e-10	5e-10	0	0.184869325721714	0.5	-1.21837343686105...	2.74151376807033e...	0.184869325721714
3	1e-09	5e-10	0	0.00156053703703897	1	1.01086124065376e...	-9.79072817952421...	0.00156053703703897
4	1.5e-09	5e-10	0	-0.00079545301777...	1	3.6137679848689e-29	-2.46729255997276...	-0.00079545301777...
5	2e-09	5e-10	0	-1.81212655166006...	1	-2.98128368810187...	-4.12609359340726...	-1.81212655166006...
6	2.5e-09	5e-10	0	2.49297436687935e...	1	-1.00348574443488...	-6.11354526143741...	2.49297436687935e...
7	3e-09	5e-10	0	-1.76483700946 21e-...	1	1.119959776126 48e...	2.38557050566657e...	-1.76483700946 21e-...
8	3.5e-09	5e-10	0	-1.73794489031736...	1	1.068625248209 66e...	-2.18554800351745...	-1.73794489031736...
9	4e-09	5e-10	0	-1.62393890540159...	1	-1.06640118401635...	-6.78503023113191...	-1.62393890540159...
10	4.5e-09	5e-10	0	-1.52743942481727...	1	5.34856748415236e...	4.88159894071079e...	-1.52743942481727...
11	5e-09	5e-10	0	-1.44120974562641...	0.999999999999999	-5.32644810243501...	-9.39399446697884...	-1.44120974562641...
12	5.17231129693671e...	1.72311296936712e...	0	-0.00217228065741...	0.827688703063287	9.7395195991599e-31	-1.02667446550026...	-0.00217228065741...
13	5.34462259387343e...	1.72311296936712e...	0	-0.00323536447532...	0.655377406126575	-6.00074778930887...	2.8647018585614e-30	-0.00323536447532...
14	5.44339104466714e...	9.87684507937196e...	0	-0.00550675128560...	0.556608955332856	4.96556679151875e...	4.14279924211 24e-29	-0.00550675128560...

Fig 3(v) PMOS Simulation transfer characteristics results



Fig 3(w) PMOS Simulation transfer characteristics Plots