EC.204 Introduction To Processor Architecture Project Report

Y86-64 PROCESSOR

- Himani Sharma(2022102032)
 - Kripi Singla(2022102063)

OVERVIEW


The main objective of this project is to implement a Y86-64 processor. The processor should be able to execute all the instructions in the Y86-64 Instruction set architecture. The aim of this project is to implement a sequential and 5-stage pipelined Y86-64 processor.


SEQUENTIAL IMPLEMENTATION

To be checked:

```
0x000: 30f209000000000000000000001
                                  irmovq $9, %rdx
                                  irmovq $21, %rbx
   0x014: 6123
                                  subq %rdx, %rbx
                                                        # subtract
   irmovq $128,%rsp
                                                        # Problem 4.13
                                  rmmovq %rsp, 100(%rbx) # store
   0x020: 40436400000000000000
5
   0x02a: a02f
                                  pushq %rdx
6
                                                        # push
   0x02c: b00f
                                  popq %rax
                                                        # Problem 4.14
   0x02e: 734000000000000000
                                  je done
                                                        # Not taken
   0x037: 804100000000000000
                                                        # Problem 4.18
9
                                  call proc
   0x040:
10
                              done:
   0x040:00
                                  halt
11
   0x041:
12
                             proc:
    0x041:90
                                                        # Return
13
                                  ret
14
```

1) FETCH








The **fetch-stage** reads the bytes of an instruction from memory, using the program counter(PC) as the memory address. From The Instruction, It extracts the two 4-bit portions of the instruction specifier byte,referred to as icode(the instruction code) and ifun(the

instruction function).It possibly fetches a register specifier byte, giving one or both of the register operand specifiers rA and rB.It also possibly fetches an 8-byte constant word valC. It computes valP to be the address of the instruction following the current one in sequential order. That is,valP equals the value of the PC plus the length of the fetched instruction.

For example, in the checked sample test case,in every cycle, the fetch stage of the sequential architecture, calculates valP with respect to a particular instruction and fetches its icode and ifun,that is:-

For irmovq, icode = 3 and ifun = 0
For subq, icode = 6 and ifun = 1
And similarly it is calculated for all other upcoming instructions.

2) DECODE




The **decode stage** reads upto two operands from the register file, giving values valA and valB. It reads the registers designated by

instruction fields rA and rB, for some instructions such as pop and return, it also reads from register %rsp.

The write-back stage writes up to two results to the register file.

In our implementation we are combining Decode and Write Back together. Decode and write-back stages are pretty intertwined with each other in the way that decode stage cannot correctly calculate the value of valA and valB, corresponding to the registers present in the register-file, until and unless the values of these registers are updated in the write-back stage.





Now, as every instruction follows, for the first irmovq instructions, values, the corresponding values, in our case 9 and 21 are written-back into the registers %rdx and %rbx respectively and

then their values for valA and valB are easily computed during the decode stage of subq.

A similar pattern follows for further instructions.

3) EXECUTE






In the execute stage, the arithmetic/logic unit (ALU) either performs


the operation specified by the instruction (according to the value of ifun), computes the effective address of a memory reference, or increments or decrements the stack pointer. We refer to the resulting value as valE. The condition codes are possibly set. For a conditional move instruction, the stage will evaluate the condition codes and move conditions and the register file is updated only if the condition holds. Similarly, for a jump instruction, it determines whether or not the branch should be taken.

The execute stage basically calculates the value of valE in most cases. For irmovq instruction, the value of valE equals the value that is being moved in the register.

For opq, the value of valE is computed using ALU functionality. For jXX, the condition codes are computed as per zero-flag, overflow-flag and sign-flag which are set in previous Opq instructions.

4) MEMORY






The memory stage may write data to memory, or it may read data from memory. We refer to the value read as valM.


In our respective program, the memory operations are majorly done in rmmovq, pop and push instructions.


5) WRITE BACK



Same as Decode

6) PC UPDATE





The PC is set to the address of the next instruction.


COMPLETE SEQUENTIAL DESIGN IMPLEMENTATION

Challenges faced in Sequential Implementation:-

- We faced problems in the write-back stage regarding the update of register values; earlier, the values were not getting updated and after making certain changes, the write-back stage correctly started updating the values corresponding to respective registers present in the register file.
- Though the write-back stage started working, the values of the registers being updated were not in sync with the decode stage. To fix that, we created another module having a decode and write-back stage together.
- To further solve the problem, clock-sequencing was meticulously set for each stage, by operating the decode stage when clk = 1 and write-back on the negative edge of the clock.


```
Significal Implementation
                    val A - x
        icode = 3
        ifun = 0
                   valb = 0
                                   updated - PC = PC + 10 = 10
                     valc = 9
         nA = 15
                      vale = 9
           4B = 2
                      VOUA-X
         icode = 3
   2.
                       ValB = D
          your = 0
                                     updated_PC = PC+10 = 20
                        val C = 21
           nA = 15
                         ValE = 21
           NB = 3
                                       valE = 21-9 = 12
                         ValA = 9
  3
         icode = 6
          efun = 1
                           ValB = 21
           2A = 2
                                       updated_PC = PC + 2 = 20+2 = 22
           nB = 3
         icode = 3
                          valB = 0
 4.
         ifun = 0
                           Valc = 128
           NA = 5
                            ValE = 128
            NB = 4
                                          up doted_PC = PC+10 = 22+10
                                                               = 32
    rmmova
         icode = 4
                                        Valc = 100
                            Val A = 128
          year = 0
                             VaiB = 12
           2A = 4
                             Valt = ValB + valc
            AB = 3
            dada final = M[112] = 128
             updated_PC = 32+10=42
   pusha, % +dx
                                          P= [051]M
                      VOLA = 9
       100de = 10
                      Val B = 128
                                            data-final =9
        ifum = 0
                       NAE = VALB-8
                                               VOL P = 44
          8A = 2
                             = 120
           MB=15
          º/a han
    Pop
                                               VALM = MTVOLA]
                         Val A = 120
         icode = 11
                                                     P = [021]M =
                           Val B = 120
          ifun =0
                            NOLE = VOLB+8
                                                updated_PC = 46
            NA = D
                                 = 128
            90 = 15
          ( not taken)
je
                            valc = 64
                                                PC -> 46+9 = 55
       icodi=7
         ifun = 3
                                                 ME1127 = 128
                             md = 0
                                                 M [120] = 9
```


9. call valP = 55+9 = 64 iccol = 8 valA = x ifum = 0 Va1 B = 128 M[140] =) 64 PC -> 65 Val C = 65 10. ndum Nam = M[120] = 64 icode = 9 VOUA = 120 ifun = 0 ValB = 120 PC-765 voit= 128 Shall



Processor output (SEQ) :

• himani@Phoenix:~/Desk WARNING: ./fetch.v:22	top/SEM4/IPA/project verilog/project-team 5-main latest]/Final_Project/project-team 5-main/SEQ/Processor\$ iverlog pro.v top/SEM4/IPA/project_verilog/project-team 5-main_latest]/Final_Project/project-team 5-main/SEQ/Processor\$./a.out	x updated_pc =	
10	cik = 0 icode = 3 ifun = 0 rA = 15 rB = 2 valA =	x updated_pc =	
20	clk = 1 icode = 3 ifun = 0 rA = 15 rB = 3 valA =	x updated_pc =	
30	Cik = 8 isode = 3 ifun = 0 fA = 15 fB = 3 valA =	x updated_pc =	
40	cik = 1 icode = 6 ifun = 1 rA = 2 rB = 3 valA = 9 valB = 12 valC = 21 valE = 12 valM = data final = x dmem error = 0 instr valid = 1 imem error = 0 cnd = 0 S.HLT = 0 S.AOK = 1 S.INS = 0 S.AOR = 0	x updated_pc =	
50	cik = 0 tcdde = 6 ifun = 1 rA = 2 rB = 3 valA = 9 valB = 12 valC = 21 valE = 12 valM = data_final = x dmem_error = 0 instr_valid = 1 mem_error = 0 cnd = 0 S.HLT = 0 S.AOK = 1 S.INS = 0 S.AOR = 0	x updated_pc =	
60	ctk = 1 tcde = 3 ifun = 0 rA = 15 rB = 4 valA =	x updated_pc =	
70	clk = 0 1code = 3 ifun = 0 rA = 15 rB = 4 valA = x valB = 0 valC = 128 valE = 128 valB = 128 valM = 0 tal	x updated_pc =	
80	clk = 1 icode = 4 ifun = 0 rA = 4 rB = 3 valA = 128 valB = 128 valB = 112 valC = 100 valE = 112 valM = 0 data_final = 128 dmem_error = 0 instr_valid = 1 imem_error = 0 cnd = 0 S.HLT = 0 S.AOK = 1 S.INS = 0 S.ADR = 0	x updated_pc =	
90	ctk = 0 1code = 4 ifun = 0 rA = 4 rB = 3 valA = 128 valB = 12 valC = 100 valE = 112 valM = 112 valM = 6 tala = 112 valM = 112	x updated_pc =	42
100	CLK = 1 icode = 10 ifun = 0 rA = 2 rB = 15 valA = 9 valB = 128 valC = 100 valE = 120 valM = 4 30 data_final = 9 dmem_error = 0 instr_valid = 1 imem_error = 0 cnd = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_AOR = 0	x updated_pc =	
	valA = 9 valB = 128 valC = 160 valE = 120 valM =	<pre>x updated_pc = x updated_pc =</pre>	
110	valA = 9 valB = 128 valC = 100 valE = 120 valM = data_final = 120 valM = 0 cdt = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_ADR = 0 cdt = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_ADR = 0 cdt = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_ADR = 0 cdt = 10 fun = 0 cdt = 2 cdt = 15		
110	valA = 9 valB = 120 valC = 100 valE = 120 valM = data_final = 9 dmem_error = 0 instr_valid = 1 imem_error = 0 cnd = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_ADR = 0 clk = 0 icode = 10 ifun = 0 rA = 2 rB = 15 valA = 9 valB = 128 valC = 100 valE = 120 valM = 0 valA = 1 icode = 11 ifun = 0 rA = 0 rB = 15 valA = 1 icode = 11 ifun = 0 rA = 0 rB = 15 valA = 120 valB = 120 valC = 100 valE = 128 valM = 128 valA = 120 valB = 120 valB = 120 valC = 100 valE = 128 valM = 120 valB = 120 v	x updated_pc =	
110	valA = 9 valB = 128 valC = 100 valE = 120 valM = data_final = 9 dmem_error = 0 instr_valid = 1 imem_error = 0 Cnd = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_AOR = 0 Clk = 0 10 fun = 0 rA = 2 rB = 15 valA = 120 valB =	x updated_pc = 9 updated_pc =	
110 120 130 140	valA = 9 valB = 128 valC = 100 valE = 120 valM = data_final = 9 dmem_error = 0 instr_valid = 1 imem_error = 0 cnd = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_ADR = 0 clk = 0 1code = 10 ifun = 0 rA = 2 rB = 15 valA = 128 valC = 100 valE = 120 valM = data_final = 9 valB = 128 valC = 100 valE = 120 valM = 0 s_HLT = 0 S_AOK = 1 S_INS = 0 S_ADR = 0 clk = 1 1code = 11 ifun = 0 rA = 0 rB = 15 valA = 120 valB = 120 valB = 120 valB = 128 valC = 100 valE = 128 valM = data_final = 128 dmem_error = 0 instr_valid = 1 imem_error = 0 cnd = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_ADR = 0 clk = 0 1code = 11 ifun = 0 rA = 0 rB = 15 valA = 120 valB = 1	x updated_pc = 9 updated_pc = 9 updated_pc =	
110 120 130 140	ValA = 9 valB = 120 valC = 100 valE = 120 valM = 0 tale_final = 9 valB = 120 valM = 0 tale_final = 9 valB = 120 valM = 0 tale_final = 120 valM = 0 t	x updated_pc = 9 updated_pc = 9 updated_pc = 9 updated_pc =	
110 120 130 140 150	valA = 9 valB = 9 dame_error = 0 instr_valid = 1 inem_error = 0 cnd = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_ADR = 0 clk = 0 1code = 10 ifun = 0 rA = 2 rB = 15 valA = 9 valB = 120 valB = 1	x updated_pc = 9 updated_pc = 9 updated_pc = 9 updated_pc =	
110 120 130 140 150 160	ValA = 9 valB = 128 valC = 100 valE = 120 valM = 0 talE = 120 valM	x updated_pc = 9 updated_pc = 9 updated_pc = 9 updated_pc = 9 updated_pc =	
110 120 130 140 150 160	valA = data_final = 9 valB = dem_error = 0 instr_valid = 1 inem_error = 0 cnd = 0 S_HLT = 0 S_AOK = 1 S_INS = 0 S_ADR = 0 ckk = 0 icode = 10 ifun = 0 rA = 2 rB = 15 valA = 0 rB = 15 valA = 120 valB =	x updated_pc = 9 updated_pc =	






Registers had some initial values stored in them

Pipelined Implementation consists of Pipeline Registers which store the output of every stage.

- **F** holds a **predicted** value of the program counter.
- **D** sits between fetch and decode stages. It holds information about the most recently fetched instruction.
- E sits between the decode and execute stages. It holds
 information about the most recently decoded instruction and the
 values read from the register file for processing by the execute
 stage
- **M** sits between the execute and memory stages. It holds the results of the most recently executed instruction for processing by the memory stage. It also holds information about branch conditions and branch targets for processing conditional jumps.
- **W** sits between the memory stage and the feedback paths that supply the computed results to the register file for writing and the return address to the PC selection logic when completing a ret instruction.


1) FETCH + PC UPDATE



info: dumpfile fet 0		pened for output.		
	F Reg:	F predPC = 0		
	fetch:	f_predPC = 10		
	D Reg:	D_icode = x D_ifun = x D_rA = x D_rB = x D_valC =	x D_valP =	x D_stat = x
	clk=1			
	F Reg:	F_predPC = 10		
	fetch:	f_predPC = 20		
	D Reg:	D_icode = 3 D_ifun = 0 D_rA = 15 D_rB = 2 D_valC =	9 D_valP =	10 D_stat = 0
20	clk=0			
	F Reg:	F_predPC = 10		
	fetch:	f_predPC = 20		
	D Reg:	D_icode = 3 D_ifun = 0 D_rA = 15 D_rB = 2 D_valC =	9 D_valP =	10 D_stat = 0
30	clk=1			
	F Reg:	F_predPC = 20		
	fetch:	f_predPC = 22		
	D Reg:	D_icode = 3 D_ifun = 0 D_rA = 15 D_rB = 3 D_valC =	21 D_valP =	20 D_stat = 0
40	clk=0			
	F Reg:	F_predPC = 20		
	fetch:	f_predPC = 22	21.2	20.0
	D Reg:	D_icode = 3 D_ifun = 0 D_rA = 15 D_rB = 3 D_valC =	21 D_valP =	20 D_stat = 0
50	clk=1			
	F Reg:	F_predPC = 22		
	fetch:	f_predPC = 32	21 0 4210	22 D stat A
	D Reg:	D_icode = 6 D_ifun = 1 D_rA = 2 D_rB = 3 D_valC =	21 D_valP =	22 D_stat = 0
60	clk=0	F dDG 22		
	F Reg:	F_predPC = 22 f predPC = 32		
	fetch:		21 D valB -	22 D stat - A
	D Reg:	D_icode = 6 D_ifun = 1 D_rA = 2 D_rB = 3 D_valC =	21 D_valP =	22 D_stat = 0
	clk=1	5 dB6 22		
	F Reg: fetch:	F_predPC = 32 f predPC = 42		
		Dicode = 3 Difun = 0 DrA = 15 DrB = 4 DvalC =	128 D valP =	32 D stat = 0
	D Reg:	D_1code = 3 D_11un = 6 D_1A = 15 D_1B = 4 D_Vatc =	128 D_Vatr =	32 D_Stat = 0
80	clk=0	E modDC 33		
	F Reg:	F_predPC = 32 f predPC = 42		
	fetch:		128 D valP =	32 D stat - 0
	D Reg:	D_icode = 3 D_ifun = 0 D_rA = 15 D_rB = 4 D_valC =	120 D_Vatr =	32 D_stat = 0
90	clk=1	F predPC = 42		
	F Reg: fetch:	F_predPC = 42 f predPC = 44		
	D Reg:	Dicode = 4 Difun = 0 DrA = 4 DrB = 3 DvalC =	100 D valP =	42 D stat = 0
		<u> </u>	100 D_Vati =	42 D_3tat = 0
100	clk=0			
	F Reg:	F_predPC = 42		

	,		_			_	-
100	clk=0 F Reg: fetch: D Reg:	F_predPC = f_predPC = D_icode = 4 D_ifun =	42 44 0 D_rA =	4 D_rB = 3 D_valC	= 10	0 D_valP =	42 D_stat = 0
110	clk=1 F Reg: fetch: D Reg:	F_predPC = f_predPC = D_icode = 10 D_ifun =	44 46 0 D_rA =	2 D_rB = 15 D_valC	:= 10	0 D_valP =	44 D_stat = 0
120	clk=0 F Reg: fetch: D Reg:	F_predPC = f_predPC = D_icode = 10 D_ifun =	44 46 0 D_rA =	2 D_rB = 15 D_valC	= 10	0 D_valP =	44 D_stat = 0
130	clk=1 F Reg: fetch: D Reg:	F_predPC = f_predPC = D_icode = 11 D_ifun =	46 64 0 D_rA =	0 D_rB = 15 D_valC	= 10	0 D_valP =	46 D_stat = 0
140	clk=0 F Reg: fetch: D Reg:	F_predPC = f_predPC = D_icode = 11 D_ifun =	46 64 0 D_rA =	θ D_rB = 15 D_valC	:= 10	0 D_valP =	46 D_stat = 0
150	clk=1 F Reg: fetch: D Reg:	F_predPC = f_predPC = D_icode = 7 D_ifun =	64 65 3 D_rA =	θ D_rB = 15 D_valC	:= 6	4 D_valP =	55 D_stat = 0
160	clk=0 F Reg: fetch: D Reg:	F_predPC = f_predPC = D_icode = 7 D_ifun =	64 65 3 D_rA =	θ D_rB = 15 D_valC	:= 6	4 D_valP =	55 D_stat = 0
170	clk=1 F Reg: fetch: D Reg:	F_predPC = f_predPC = D_icode = 0 D_ifun =	65 65 0 D_rA =	θ D_rB = 15 D_valC	:= 6	4 D_valP =	65 D_stat = 1

2) DECODE + WRITE BACK



3) EXECUTE

Signals		Waves									
Time						100 s	sec				200
clk											
D_icode[3:0]		3		6	3	4	10	11	7	o	9
D_ifun[3:0]		o		1	o				3	o	
D_rA[3:0]		15		2	15	4	2	o			
D_rB[3:0]		2	3		4	3	15				
D_stat[1:0]		o									
D_valC[63:0]		9	21		128	100			64		
D_valP[63:0]		10	20	22	32	42	44	46	55	65	66
E_stat[1:0]		XXX	o								
E_valA[63:0]		o			9		128	o	120	55	
E_valB[63:0]	١.	o			21		12	128	120		
E_valC[63:0]		XXX	9	21		128	100			64	
F_predPC[63:0]	1	10	20	22	32	42	44	46	64	65	
M_icode[3:0]		XXX		3		6	3	4	10	11	7
M_stat[1:0]		XXX		o							
M_valA[63:0]		XXX	o			9		128	o	120	55
M_valE[63:0]		o		9	21	12	128	112	120	128	

4) MEMORY



```
64, D_valP = 55, D_stat = 0,

120, E_valC = 100, E_dstE = 4, E_dstM = 0, E_srcA = 4, E_srcB = 4, E_stat = 0,

9, M_dstE = 4, M_dstM = 15, M_stat = 0, M_scode = 4, M_valE = 112, M_valM =
64, D_valP = 65, D_stat = 1,

120, E_valC = 64, E_dstE = 15, E_dstM = 15, E_srcA = 15, E_srcB = 15, E_stat = 0,


120, M_dstE = 4, M_dstM = 0, M_stat = 0, M_scade = 10, M_valE = 120, M_valM =
 64, D_valP = 66, D_stat = 1,

120, E_valC = 64, E.dstE = 15, E.dstM = 15, E.srcA = 15, E.srcB = 15, E.stat = 1,

55, M dstE = 15, M dstM = 15, W stat = 0, W scode = 11. W valE = 128, M valM =
```

5) WRITE-BACK





In our implementation we are separately working on Decode and Write Back stages.

The function performed by each block remains almost the same as sequential architecture, with a few fundamental changes.

PC update is shifted to the beginning of the cycle and is directly computed along with the fetch stage.

For every instruction, valP is set to the predicted value of PC.

Handling Hazards in Pipeline

Introducing pipelining into a system with feedback can lead to problems when there are dependencies between successive instructions. These dependencies can take two forms: (1) data dependencies and (2) control hazards.

Avoiding Data Pipeline Hazards:

In our implementation, data pipeline hazards are handled using forwarding logic.

The technique of passing a result value directly from one pipeline stage to an earlier one is commonly known as data forwarding. Data forwarding requires adding additional data connections and control logic to the basic hardware structure.

- It can also use the ALU output (signal e_valE) for operand valA or valB.
- It can use the value that has just been read from the data memory (signal m_valM) for operand valA or valB.
- It can use the value in the memory stage (signal M_valE) for operand valA or valB.
- It can use the value in the write-back stage (signal W_valE or signal W_valM) for operand valA or valB.

Avoiding Load/Use Data Hazards:

One class of data hazards cannot be handled purely by forwarding, because memory reads occur late in the pipeline. These are called load/use hazards and they occur when one instruction reads a value from memory for register while the next instruction needs this value as a source operand. We can avoid a load/use data hazard with a combination of stalling and forwarding. This requires modifications of the control logic.

Avoiding Control Hazards:

Control hazards arise when the processor cannot reliably determine the address of the next instruction based on the current instruction in the fetch stage. Control hazards can only occur in our pipelined processor for ret and jump instructions. In case of ret, the processor is stalled for 3 clock cycles after the ret instruction. While in case of jump misprediction, the pipeline can simply cancel the two mis-fetched instructions by injecting bubbles into the decode and execute stages on the following cycle while also fetching the instruction following the jump instruction.

<u>Pipe-Control Logic</u>

This block is used for handling data and control hazards. In cases of return, mispredicted branches and load/use hazards, we can observe misbehavior and incorrect results. To handle such cases, we might need to stall some stages and insert a bubble in some.

Condition	F	D	E	M	w
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

COMPLETE PIPELINE DESIGN IMPLEMENTATION




Figure 4.52 Hardware structure of PIPE, our final pipelined implementation. The additional bypassing paths enable forwarding the results from the three preceding instructions. This allows us to handle most forms of data hazards without stalling the pipeline.

```
dumpfile pipe.vcd opened for output.

0 clk=0
F Reg: F_pred
fetch: f_pred
D Reg: D_icoo
                 E Reg:
execute:
M Reg:
memory:
W Reg:
              clk=1
F Reg:
fetch:
D Reg:
E Reg:
execute:
M Reg:
memory:
                                     F_predPC = 10
f_predPC = 20
f_predPC = 20
D_icode = 0011 D_ifun = 0000 D_rA = 1111 D_rB = 0010 D_valC = 9 D_valP = 10 D_stat = 0
D_icode = xxxx E_ifun = xxxx E_valA = 0 E_valB = 0 E_valC = 0 E_dstE = 1111 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
E_cnd = x E_valE = 0
M_icode = xxxx M_cnd = x M_valA = 0 M_valE = 0 M_dstE = xxxx, M_dstM = xxxx M_stat = 0
E_valM = 0
                  memory: m_valM = 0

W Reg: W_icode = xxxx W_valE = 0 W_valM = 0 W_dstE = xxxx W_dstM = xxxx W_stat = 0

F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_stall = 0
                 clk=1
F Reg:
fetch:
D Reg:
E Reg:
execute:
                 clk=0
F Reg:
fetch:
D Reg:
E Reg:
execute:
M Reg:
memory:
          40
                                     F_predPC = 20
f_predPC = 22
f_predPC = 22
D_icode = 0011 D_ifun = 0000 D_rA = 1111 D_rB = 0011 D_valC = 21 D_valP = 20 D_stat = 0
E_icode = 0011 E_ifun = 0000 E_valA = 0 E_valB = 0 E_valC = 9 E_dstE = 0010 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
e_nd = x e_valE = 9
M_icode = xxxxx M_nd = x M_valA = 0 M_valE = 0 M_dstE = 1111, M_dstM = 1111 M_stat = 0
                  memory: m_valM = 0

W Reg: W_icode = xxxx W_valE = 0 W_valM = 0 W_dstE = xxxx W_dstM = xxxx W_stat = 0

F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_stall = 0
```

```
clk=0
F Reg:
fetch:
D Reg:
E Reg:
execute:
                                                                                                       F_predPC = 22
f_predPC = 32
D_icode = 0010 D_ifun = 0001 D_rA = 0010 D_rB = 0011 D_valC = 21 D_valP = 22 D_stat = 0
E_icode = 0011 E_ifun = 0000 E_valA = 0 E_valB = 0 E_valC = 21 E_dstE = 0011 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
e_nd = x e_valE = 21
M_icode = 0011 M_ond = x M_valA = 0 M_valE = 9 M_dstE = 0010, M_dstM = 1111 M_stat = 0
                                M Reg: M_icode = 0011 M_cnd = x M_valA = 0 M_valE = 9 M_dstE = 0010, M_dstM = 1111 M_stat = 0
memory: w_alM = 0
W Reg: W_icode = xxxx W_valE = 0 W_valM = 0 W_dstE = 1111 W_dstM = 1111 W_stat = 0
F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_stall = 0
                           clk=1
F Reg:
fetch:
D Reg:
E Reg:
execute:
M Reg:
                                                                                                      F_predPC = 32
f_predPC = 42
D_icode = 0011 D_ifun = 0000 D_rA = 1111 D_rB = 0100 D_valC = 128 D_valP = 32 D_stat = 0
E_icode = 00110 E_ifun = 0001 E_valA = 9 E_valB = 21 E_valC = 21 E_dstE = 0011 E_dstM = 1111 E_srcA = 2 E_srcB = 3 E_stat = 0
e_cnd = x e_valE = 12
M_icode = 0011 M_cnd = x M_valA = 0 M_valE = 21 M_dstE = 0011, M_dstM = 1111 M_stat = 0
                                | memory: m_valM = 0 | W Reg: W_icode = 0011 W_valE = 9 W_valM = 0 W_dstE = 0010 W_dstM = 1111 W_stat = 0 | F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 1 m_stat = 0 W_stall = 0 | W_sta
                            clk=0
F Reg:
fetch:
                               Clk=1
F Reg: F predPC = 42
fetch: f predPC = 44
D Reg: D icode = 0100 D ifun = 0000 D rA = 0100 D rB = 0011 D valC = 100 D valP = 42 D stat = 0
E Reg: E icode = 0011 E ifun = 0000 E valA = 9 E valB = 21 E valC = 128 E dstE = 0100 E dstM = 0
execute: e cnd = x e valE = 128
M Reg: M icode = 0110 M cnd = x M valA = 9 M valE = 12 M dstE = 0011, M dstM = 1111 M stat = 0
memory: m valM = 0
W Reg: W icode = 0011 W valE = 21 W valM = 0 W dstE = 0011 W dstM = 1111 W stat = 0
F stall = 0 D stall = 0 D bubble = 0 E bubble = 0 M bubble = 0 set_cc = 0 m stat = 0 W statl = 0
                                                                                          F_predPC = 42
f_predPC = 44
D_icode = 0100 D_ifun = 0000 D_rA = 0100 D_rB = 0011 D_valC = 100 D_valP = 42 D_stat = 0
E_icode = 0011 E_ifun = 0000 E_valA = 9 E_valB = 21 E_valC = 128 E_dstE = 0100 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
e_cnd = x e_valE = 128
M_icode = 0110 M_cnd = x M_valA = 9 M_valE = 12 M_dstE = 0011, M_dstM = 1111 M_stat = 0
                             clk=0
F Reg:
fetch:
D Reg:
 100
                                                                                                     F_predPC = 42
f_predPC = 42
f_predPC = 44
D icode = 0100 D_ifun = 0000 D_rA = 0100 D_rB = 0011 D_valC = 100 D_valP = 42 D_stat = 0
E_icode = 0011 E_ifun = 0000 E_valA = 9 E_valB = 21 E_valC = 128 E_dstE = 0100 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
e_cnd = x e_valE = 128
M_icode = 0110 M_cnd = x M_valA = 9 M_valE = 12 M_dstE = 0011, M_dstM = 1111 M_stat = 0
                                E Reg:
execute:
M Reg:
                                | memory: m_valM = 0 | W Reg: W_icode = 0011 W_valE = 21 W_valM = 0 W_dstE = 0011 W_dstM = 1111 W_stat = 0 | F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_statl = 0 | W_stall = 0 | W_st
110 clk=1
F Reg:
fetch:
D Reg:
E Reg:
                               clk=0
F Reg:
fetch:
                                                                                                     F predPC = 44
f_predPC = 46
f_predPC = 46
D_icode = 1010 D_ifun = 0000 D_rA = 0010 D_rB = 1111 D_valC = 100 D_valP = 44 D_stat = 0
E_icode = 0100 E_ifun = 0000 E_valA = 128 E_valB = 12 E_valC = 100 E_dstE = 0011 E_dstM = 1111 E_srcA = 4 E_srcB = 3 E_stat = 0
e_cnd = x e_valE = 112
M_icode = 0011 M_cnd = x M_valA = 9 M_valE = 128 M_dstE = 0100, M_dstM = 1111 M_stat = 0
                                D Reg:
E Reg:
                                execute:
M Reg:
memory:
W Reg:
```

```
clk=1
F Reg:
fetch:
D Reg:
E Reg:
execute:
                                                                                                               F_predPC = 46
f_predPC = 64
D_icode = 1011 D_ifun = 0000 D_rA = 0000 D_rB = 1111 D_valC = 100 D_valP = 46 D_stat = 0
E_icode = 1010 E_ifun = 0000 E_valA = 9 E_valB = 128 E_valC = 100 E_dstE = 0100 E_dstM = 1111 E_srcA = 2 E_srcB = 4 E_stat = 0
e_cnd = x e_valE = 120
M_icode = 0100 M_cnd = x M_valA = 128 M_valE = 112 M_dstE = 0011, M_dstM = 1111 M_stat = 0
                                MReg: M_icode = 0100 M_cnd = x M_vaux = 100 M_cnd = x M_vaux = 100 M_cnd = 100
                              clk=0
F Reg:
fetch:
D Reg:
E Reg:
                                                                                                             F_predPC = 46
f_predPC = 64
f_predPC = 64
D_icode = 1011 D_ifun = 0000 D_rA = 0000 D_rB = 1111 D_valC = 100 D_valP = 46 D_stat = 0
E_icode = 1010 E_ifun = 0000 E_valA = 9 E_valB = 128 E_valC = 100 E_dstE = 0100 E_dstM = 1111 E_srcA = 2 E_srcB = 4 E_stat = 0
e_nd = x e_valE = 120
M_icode = 0100 M_ord = x M_valA = 128 M_valE = 112 M_dstE = 0011, M_dstM = 1111 M_stat = 0
                                   execute:
M Reg:
                                   | memory: | m_valM = 0 | W Reg: | W_icode = 0011 W_valE = 128 W_valM = 0 W_dstE = 0100 W_dstM = 1111 W_stat = 0 | F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_statl = 0 | W_stall = 0 |
                               clk=1
F Reg:
fetch:
                                Clk=0
F Reg: F_predPC = 64
fetch: f predPC = 65
D Reg: D icode = 0111 D ifun = 0011 D rA = 0000 D rB = 1111 D valC = 64 D valP = 55 D stat = 0
E Reg: E_icode = 1011 E_ifun = 0000 E_valA = 120 E_valB = 120 E_valC = 100 E_dstE = 0100 E_dstM = 0000 E_srcA = 4 E_srcB = 4 E_stat = 0
execute: e_cnd = x e_valE = 128
M Reg: M_icode = 1010 M_cnd = x M_valA = 9 M_valE = 120 M_dstE = 0100, M_dstM = 1111 M_stat = 0
M Reg: M_icode = 0100 M_valE = 112 M_valM = 0 M_dstE = 0010 M_dstM = 1111 M_stat = 0
F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_statl = 0
170valE =
170 clk=1
F Reg:
fetch:
                                                                                                                   128 vala =
                                Clk=0
F Reg: F_predPC = 65
fetch: f_predPC = 65
D Reg: D_icode = 0000 D_ifun = 0000 D_rA = 0000 D_rB = 1111 D_valC = 64 D_valP = 65 D_stat = 1
E Reg: E_icode = 0111 E_ifun = 0011 E_valA = 55 E_valB = 120 E_valC = 64 E_dstE = 1111 E_dstM = execute: e_cnd = 0 e_valE = 128
M Reg: M_icode = 1011 M_cnd = x M_valA = 120 M_valE = 128 M_dstE = 0100, M_dstM = 0000 M_stat = memory: m_valM = 9
W Reg: W_icode = 1010 W_valE = 120 W_valM = 0 W_dstE = 0100 W_dstM = 1111 W_stat = 0
F_stall = 0 D_stall = 0 D_bubble = 1 E_bubble = 1 M_bubble = 0 set_cc = 0 m_stat = 0 W_stall = 0
                                                                                                            F_predPC = 65
f_predPC = 65
f_predPC = 65
D_icode = 0000 D_ifun = 0000 D_rA = 0000 D_rB = 1111 D_valC = 64 D_valP = 65 D_stat = 1
E_icode = 0011 E_ifun = 0011 E_valA = 55 E_valB = 120 E_valC = 64 E_dstE = 1111 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
e_rcd = 0 e_valE = 128
M_icode = 1011 M_cnd = x M_valA = 120 M_valE = 128 M_dstE = 0100, M_dstM = 0000 M_stat = 0
                                                                                                                             128 vala =
  190valE =
                               clk=1
F Reg:
fetch:
D Reg:
E Reg:
execute:
M Reg:
memory:
                                                                                                             F_predPC = 65
f_predPC = 65
f_predPC = 65
f_predPC = 65
D_icode = 0001 D_ifun = 0000 D_rA = 1111 D_rB = 1111 D_valC = 0 D_valP = 0 D_stat = 0
E_icode = 0001 E_ifun = 0000 E_valA = 0 E_valB = 0 E_valC = 0 E_dstE = 1111 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
e_nd = 0 e_valE = 128
M_icode = 0111 M_cnd = 0 M_valA = 55 M_valE = 128 M_dstE = 1111, M_dstM = 1111 M_stat = 0
                                                                                                               m_valM = 9
m_valM = 9
W_icode = 1011 W_valE = 128 W_valM = 9 W_dstE = 0100 W_dstM = 0000 W_stat = 0
```

```
clk=0
F Reg:
fetch:
D Reg:
E Reg:
execute:
                                       F_predPC = 65
f_predPC = 65
f_predPC = 65
D_icode = 0001 D_ifun = 0000 D_rA = 1111 D_rB = 1111 D_valC = 0 D_valP = 0 D_stat = 0
E_icode = 0001 E_ifun = 0000 E_valA = 0 E_valB = 0 E_valC = 0 E_dstE = 1111 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
E_cnd = 0 e_valE = 128
M_icode = 0111 M_cnd = 0 M_valA = 55 M_valE = 128 M_dstE = 1111, M_dstM = 1111 M_stat = 0
            M Reg: M_icode = 0111 M_cnd = 0 M_valA = 55 M_valE = 128 M_dstE = 1111, M_dstM = 11111 M_stat = memory: m_valM = 9 W_icode = 1011 W_valE = 128 W_valM = 9 W_dstE = 0100 W_dstM = 0000 W_stat = 0 F_stall = 0 D_stall = 0 D_subble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_statl = 0 W_stall = 0
           clk=1
F Reg:
fetch:
                                 F_predPC = 65
f_predPC = 65
f_predPC = 65
D_icode = 1000 D_ifun = 0000 D_rA = 0000 D_rB = 1111 D_valC = 65 D_valP = 64 D_stat = 1
E_icode = 0001 E_ifun = 0000 E_valA = 55 E_valB = 120 E_valC = 0 E_dstE = 1111 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
e_rd = 0 e_valE = 128
M_icode = 0001 M_cnd = 0 M_valA = 0 M_valE = 128 M_dstE = 1111, M_dstM = 1111 M_stat = 0
            D Reg:
E Reg:
            execute:
M Reg:
            memory: m_valM = 9

W Reg: W_icode = 0111 W_valE = 128 W_valM = 9 W_dstE = 1111 W_dstM = 1111 W_stat = 0


F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_statl = 0 W_stall = 0
220 clk=0
F Reg:
fetch:
           clk=1
F Reg:
fetch:
D Reg:
E Reg:
execute:
           clk=0
F Reg:
fetch:
                                 F_predPC = 65
f_predPC = 65
f_predPC = 65
D_icode = 1001 D_ifun = 0000 D_rA = 0000 D_rB = 1111 D_valC = 65 D_valP = 66 D_stat = 1
E_icode = 1000 E_ifun = 0000 E_valA = 64 E_valB = 128 E_valC = 65 E_dstE = 0100 E_dstM = 1111 E_srcA = 15 E_srcB = 4 E_stat = 1
e_cnd = 0 e_valE = 120
M_icode = 0001 M_cnd = 0 M_valA = 55 M_valE = 128 M_dstE = 1111, M_dstM = 1111 M_stat = 0
            D Reg:
E Reg:
            execute:
M Reg:
            memory: m_valM = 9


W Reg: W_icode = 0001 W_valE = 128 W_valM = 9 W_dstE = 1111 W_dstM = 1111 W_stat = 0

F_stall = 1 D_stall = 0 D_bubble = 1 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_stall = 0
          clk=1
F Reg:
fetch:
           CLR=1
F Reg: F_predPC = 65
fetch: f_predPC = 65
D Reg: D_icode = 0001 D_ifun = 0000 D_rA = 1111 D_rB = 1111 D_valC = 0 D_valP = 0 D_stat = 0
E Reg: E_icode = 0001 E_ifun = 0000 E_valA = 120 E_valB = 120 E_valC = 0 E_dstE = 1111 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
execute: e_cnd = 0 e_valE = 120
M Reg: M_icode = 1001 M_cnd = 0 M_valA = 120 M_valE = 128 M_dstE = 0100, M_dstM = 0100 M_stat = 1
memory: m_valM = 64
W Reg: W_icode = 1000 M_valE = 120 M_valM = 9 M_dstE = 0100 M_dstM = 1111 M_stat = 1
F_stall = 1 D_stall = 0 D_bubble = 1 E_bubble = 0 M_bubble = 1 set_cc = 0 m_stat = 1 M_stall = 1
                            clk=1
```

Since the last instruction is Halt, we are finishing the program with HALT in the write back stage.

himani@Phoenix:~/Desktop/SEM4/IPA/project_verilog/project-team_5-main_latest_1/Final_Project/project-team_5-main/Pipeline\$ [





HAZARDS:

1) RETURN


Program used:

```
0x000: 30f209000000000000000000001
                                        irmovq $9, %rdx
1
    0x00a: 30f315000000000000000 |
                                        irmovq $21, %rbx
2
    0x014: 6123
                                        subq %rdx, %rbx
                                                                  # subtract
3
    0x016: 30f480000000000000000 |
                                        irmovq $128,%rsp
4
                                                                  # Problem 4.13
    0x020: 404364000000000000000000001
                                        rmmovq %rsp, 100(%rbx)
                                                                  # store
5
    0x02a: a02f
                                        pushq %rdx
                                                                  # push
6
    0x02c: b00f
                                        popq %rax
                                                                  # Problem 4.14
                                        je done
    0x02e: 734000000000000000
                                                                  # Not taken
8
    0x037: 804100000000000000
9
                                        call proc
                                                                  # Problem 4.18
    0x040:
10
                                  done:
    0x040:00
                                        halt
11
    0x041:
                                  proc:
12
13
    0x041:90
                                                                  # Return
                                        ret
14
```

```
230 Clb-1
F Regs: F profix = 55
D Degs: D Stoods = 1000 D Ston = 0000 D FA = 0000 D FA = 1111 D val( = 65 D valP = 66 D Stat = 1)
E Regs: E Stoods = 1000 E Ston = 0000 D FA = 0000 D FA = 1111 D val( = 65 D valP = 66 D Stat = 1)
E Regs: E Stoods = 1000 E Ston = 0000 E valA = 56 E ValB = 128 E valA = 65 E Stat = 0000 E cbt = 1111 E StrCA = 15 E StrCB = 4 E Stat = 1
execute: e crus = 0 e valE = 120
M Regs: M Stoods = 0000 M valE = 120 W valM = 9 W dist = 1111 M Stat = 1111 M Stat = 0
M Regs: M Stoods = 0000 M valE = 120 W valM = 9 W dist = 1111 M Stat = 1111 M Stat = 0
M Regs: F Stall = 1 D stall = 0 D babble = 1 E Dabble = 0 M babble = 0 Stat = 0 W stall = 0

240 Clb=0
F Regs: F Stoods = 1000 D Ston = 0000 D FA = 0000 D FA = 1111 D ValC = 65 D ValP = 66 D Stat = 1
E Regs: E Stoods = 1000 D Ston = 0000 E valA = 56 E valB = 120 E valC = 65 E Stat = 0100 E cbt = 1111 E StrCA = 15 E StrCB = 4 E Stat = 1
execute: e cod = 0 e valE = 120
M Regs: M Stoods = 0000 M ValB = 120 B ValM = 9 W distE = 1111 M Stat = 0
M Regs: M Stoods = 0000 M ValB = 120 B ValM = 9 W distE = 1111 M Stat = 0
M Regs: M Stoods = 0000 M ValB = 120 B ValM = 9 W distE = 1111 M ValB = 1111 M Stat = 0

250 Clbal
F Regs: E Stoods = 1000 E Ston = 0000 D FA = 1111 D FA = 1111 D ValC = 0 D ValP = 0 D Stat = 0
E Regs: E Stoods = 1000 E Ston = 0000 D FA = 1111 D FA = 1111 D ValC = 0 D ValP = 0 D Stat = 0
E Regs: E Stoods = 1000 E Ston = 0000 D FA = 1111 D FA = 1111 D ValC = 0 D ValP = 0 D Stat = 0
E Regs: E Stoods = 1000 E Ston = 0000 D FA = 1111 D FA = 1111 D ValC = 0 D ValP = 0 D Stat = 0
E Regs: E Stoods = 0000 E ValA = 120 W ValM = 9 W distE = 1111 W Stat = 0
W Regs: M Stoods = 0000 D Ston = 0000 D FA = 1111 D FA = 1111 D ValC = 0 D ValP = 0 D Stat = 0
E Regs: E Stoods = 0000 E ValA = 120 E ValA = 1
```



2) LOAD/USE - MRMOVQ

Program used:

0x000: irmovq \$128,%rdx

0x00a: irmovq \$3,%rcx

0x014: rmmovq %rcx, 0(%rdx)

0x01e: irmovq \$10,%rbx

0x028: mrmovq 0(%rdx),%rax #

bubble

0x032: addq %rbx, %rax # Use

0x034: halt



3) MISPREDICTED BRANCH

For the above example taken, jump is not taken yet the predicted PC value always assumes that the jump is taken and hence updates valP considering the same. It's only when jump reaches the execute stage and we find that e_Cnd = 0, the pipeline control logic sets the value of D_bubble and E_bubble as 1 and hence introduces a bubble in the decode and execute stage so that the following instruction can be implemented correctly. Code used:

```
1 0x000: 30f2090000000000000 | irmovq $9, %rdx
2 0x00a: 30f3150000000000000 | irmovq $21, %rbx
3 0x014: 6123 | subq %rdx, %rbx # subtract
4 0x016: 30f480000000000000 | irmovq $128, %rsp # Problem 4.13
5 0x020: 404364000000000000 | rmmovq %rsp, 100(%rbx) # store
6 0x02a: a02f | pushq %rdx # push
7 0x02c: b00f | popq %rax # Problem 4.14
8 0x02e: 7340000000000000 | je done # Not taken
9 0x037: 804100000000000 | done:
10 0x040: | done:
11 0x040: 00 | halt
12 0x041: | proc:
13 0x041: 90 | ret # Return
```

```
clk=1
F Reg:
fetch:
                                                F_predPC = 64
f_predPC = 65
D_icode = 0111 D_ifun = 0011 D_rA = 0000 D_rB = 1111 D_valC = 64 D_valP = 55 D_stat = 0
E_icode = 1011 E_ifun = 0000 E_valA = 120 E_valB = 120 E_valC = 100 E_dstE = 0100 E_dstM = 0000 E_srcA = 4 E_srcB = 4 E_stat = 0
e_cnd = x e_valE = 128
M_icode = 1010 M_cnd = x M_valA = 9 M_valE = 120 M_dstE = 0100, M_dstM = 1111 M_stat = 0
              D Reg:
E Reg:
               execute:
M Reg:
              memory: m_valM = 0

W Reg: W_icode = 0100 W_valE = 112 W_valM = 0 W_dstE = 0011 W_dstM = 1111 W_stat = 0

F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_stall = 0
              clk=0
F Reg:
fetch:
                                               F_predPC = 64
f_predPC = 65
D_icode = 0111 D_ifun = 0011 D_rA = 0000 D_rB = 1111 D_valC = 64 D_valP = 55 D_stat = 0
E_icode = 1011 E_ifun = 0000 E_valA = 120 E_valB = 120 E_valC = 100 E_dstE = 0100 E_dstM = 0000 E_srcA = 4 E_srcB = 4 E_stat = 0
e_cnd = x e_valE = 128
M_icode = 1010 M_cnd = x M_valA = 9 M_valE = 120 M_dstE = 0100, M_dstM = 1111 M_stat = 0
              D Reg:
E Reg:
               execute:
M Reg:
              m_valM = 0

W Reg: W_icode = 0100 W_valE = 112 W_valM = 0 W_dstE = 0011 W_dstM = 1111 W_stat = 0

F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_stall = 0
              clk=1
F Reg:
fetch:
                                               F_predPC = 65
f_predPC = 65
f_predPC = 65
D_icode = 0000 D_ifun = 0000 D_rA = 0000 D_rB = 1111 D_valC = 64 D_valP = 65 D_stat = 1
E_icode = 0011 E_ifun = 0011 E_valA = 55 E_valB = 120 E_valC = 64 E_dstE = 1111 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
e_cnd = 0 e_valE = 128
M_icode = 1011 M_cnd = x M_valA = 120 M_valE = 128 M_dstE = 0100, M_dstM = 0000 M_stat = 0
              D Reg:
E Reg:
               execute:
M Reg:
              memory: m_valM = 9


W Reg: W_icode = 1010 W_valE = 120 W_valM = 0 W_dstE = 0100 W_dstM = 1111 W_stat = 0

F_stall = 0 D_stall = 0 D_bubble = 1 E_bubble = 1 M_bubble = 0 set_cc = 0 m_stat = 0 W_statl = 0 W_stall = 0
180
                                               F_predPC = 65
f_predPC = 65
f_predPC = 65
D_icode = 0000 D_ifun = 0000 D_rA = 0000 D_rB = 1111 D_valC = 64 D_valP = 65 D_stat = 1
E_icode = 0011 E_ifun = 0011 E_valA = 55 E_valB = 120 E_valC = 64 E_dstE = 1111 E_dstM = 1111 E_srcA = 15 E_srcB = 15 E_stat = 0
e_cnd = 0 e_valE = 128
M_icode = 1011 M_cnd = x M_valA = 120 M_valE = 128 M_dstE = 0100, M_dstM = 0000 M_stat = 0
               F Reg:
fetch:
              D Reg:
E Reg:
               execute:
M Reg:
              memory: m_valM = 9

W Reg: W_icode = 1010 W_valE = 120 W_valM = 0 W_dstE = 0100 W_dstM = 1111 W_stat = 0

F_stall = 0 D_stall = 0 D_bubble = 1 E_bubble = 1 M_bubble = 0 set_cc = 0 m_stat = 0 W_stall = 0
190
              clk=1
              F Reg:
fetch:
                                                F_predPC = 65
f_predPC = 65
              D Reg:
E Reg:
execute:
M Reg:
                                                memory: m_valM = 9

W Reg: W_icode = 1011 W_valE = 128 W_valM = 9 W_dstE = 0100 W_dstM = 0000 W_stat = 0
F_stall = 0 D_stall = 0 D_bubble = 0 E_bubble = 0 M_bubble = 0 set_cc = 0 m_stat = 0 W_statl = 0
```



4) DATA FORWARDING



Implementation and Working:

- The forwarding logic is as follows:
- d_valA = e_valE if d_srcA = e_dstE (Forward valE from execute)
- d_valA = m_valM if d_srcA = M_dstM (Forward valM from memory)
- d_valA = M_valE if d_srcA = M_dstE (Forward valE from memory)
- d_valA = W_valE if d_srcA = W_dstE (Forward valM from write back)
- d_valA = W_valE if d_srcA = W_dstE (Forward valE from write back)
- At positive edge all the values are stored into the pipelined register variables.

CHALLENGES FACED

- 1) Understanding the processor implementation using pipeline control logic took us a good amount of time.
- 2) Dealing with minor bugs in the code was quite challenging as they were very difficult to spot.
- 3) Initially, after combining all the blocks, the program was not showing any output.
 - We later resolved this by combining each block one by one and checking for outputs.
- 4) It was hence discovered that combining with pipeline control logic was causing issues, as the value of D_stall, F_stall, etc was not being initialized to zero, and hence there was no output.

- It was later resolved by putting \$display() debugging statements in the fetch module which finally helped us solve the major issues with our pipeline control logic.
- 5) Next issue involved fixing the ret instruction. After putting several debugging statements and closely observing the outputs, we realized how the issue was with the way F_predPC was updated and fixed that.
- 6) Another issue was regarding the Load-Use Hazard. The value of m_valM was not getting updated at the right time and hence there was an issue with forwarding. This was fixed by updating the value of m_valM correctly in the memory module.

ACKNOWLEDGEMENT

Engaging in this project has been stimulating and has offered us valuable learning opportunities. Throughout the past month, we've gained significant insights into Processor Architecture. We would like to thank our Prof. Deepak Gangadharan and the TAs for their invaluable support in seeing this project through to completion.