Mayork Kuraer 1918464/34/K 40 +> Vcc RESET OUT & 3 39 + > HOLD 38 -> HLDA SOD E 4 37+> CLK(00T) 36 to RESET . IN SID C 5 TRAP. C+6 35 to READY. RST 7.5 H7 34 +> TO/M. RST6.5. == 8 33+>51. 31 to RD. RST5.5.49 TNIR 4 18 30 +7ALE INTA. HI 29 +> 50. 28 +> 15 AD0 4 17 4D, < 13 AD 2 = 14 24-1>1 AD3 <- 15 23-1-) A10 4Dy = 16 22 - + >Ag 4D & CT 17 2 - Ag. ADY 2 19 20 NSS. Pinariag son of 8085 Microps occuses A LEE -> Address later Enable 2.1's at number 30.

in the Cay growt ian we know that so lovers . Oxder 61's of the 16-6it address buy. are multiplened with 861't olake buy. RD. -> New bened at 32 I'm layingwation & a low Signal in twis layingwation of in Slower the dead operation. either of your I/o olen

Or som fue memory wite Moveby indicating that the data bus is now in a state or position to accept the data from the esmemory or I/o devices: wR -) It is the isgst pin in the pin diagram. La low signal · Intuis pin represents fue write of cration at the menory or I/o devices. This-Indicates front bue data present I'm fue data bus 1's be wes i'hen i'nto fue desi sea menosy adar ess or 10 device by the processor. JO/M-> Pin muben 34. 2 indicates. fue selection of a menory address os I 10 derice. Nischaus whether the seed I write operation is to be laver con out at the money location or at the 1/0 device. S1&So -) at 292 33 in Longique tran: They are status Eigenelis. Show tretype of recent operation of microprocessor IO/M. S. S2 Douta Bus . STATUS. HALT. Men asy woi'te. Mewory of read. To wsite T T TO Read Opcode Fetch. 7. 7. Intercompt acknowledge.

When misuprocusor receiver any interrupts signal from periphenal which are requesting its services, it stops its owners exerction and program control is toursferred to sub-boutine by generating CAII signal and after executing sub-soutine control gut & returned to main prigram.

Software intemports

In this type of interrupt, the programmer has to add the instructions into the program to exercte the informpt & there core 8 software interrupts in 8085, ie RSTO, RST1, RST3, RST4, RST5, RST6 and RST7.

Hardwore interrupts

When microprocessors receive intorrupts signals through pins (hardword) of rail to procenor, they are known as Hardword interoupts. There are 5 hardware intodupts in 8085 microproversor. They are INTR, RST 715, RST 6.5, RST 5.1, TRAP.

(IV) RST 715

= 3CH

Mayank Kmar 1918464/34/K I't is a 16-61+ up 8086 hosa 2061't address bus Concreers upto 220 Memory locations (ZMB). It cam Support upto 64K Tlo Ports. It provides 14, 16-614 segisters It has bulk-plened address & data buy. A Po - AD15 . & A16 - A19. It orequises sigle Phase block 33% duty lycle to provide interned timing ROBE isdesigned to operate l'intura modes Mins It can projetenes upto 6 vinets net 1 au bytes. y som memory & queues them i'm order l'o Speed up instruction enceutions. It & Equires +50 power Supply A pin dual i'n lime package. 8086 mas two blocks BIU & tu The BTU Beforms all bus operations. The In It suchon bytes are transported to inst. quen In Encentes instructions I ran the instruction byte quone.

to give the 8086 on overlapping i vet such y eten & ene cution mechanism device les calledas Pipeling. This occult i'm Efficient use of the System buy & penjos nou ce BJU Contains Tustruction queue segment. Jegister, Instruction painter Address adder. I v content lisewitersy 40+> Vec GND. E 39+> ADIS. ADIA < AD13 4 3 38+> A16/57. APII C 37 -> A18/55. 35. -> A18/56. 34 -> BHE 157 MN/FY ADIOK-116 F DOA AD8 < 8 32 +> RD AD7 <-- 9 31 -> (HOLD) / RO/GTO 30 -> (HLDA) / RO/GTO 29 -> LOCK . (WR). AD6<-10 A P5 (1) A3 <- 13 _708 A 02<- 164 26 -> OSICTNIA). AD, 4/15 24 -+> TEST 100 0 16 23 NMF < 17 22 +>, READY. INTR. - 18 -> RESET 21 CLK . 19 GND. 420

A4(B) Featives of 8254:

1. 8254 is the dwise disigned to rolve the timing


control problems in a microprocessor.

a. It has 3 independent counters, each capable of handling clock inputs up to latter and size of each counter is 16 bit.
3. It operates in +SV regulated power supply and how

d4 pin aignals.

input 4. It has 3 counters each with two (Clock and Gate) and one autput.

5. The 8754 is an advanced version of 8253.



Data Bus Buffer: H u a tri-state, hi druch and 8-bit buffer, which is used to interface the te the register rate one, It has 5 books for line

· loading the count regretors. Reading the count values

Read/write logie: It includes 5 signals, in FD, es, and the address lines to & A. In the puripheral 1/0 mode, the RD and DR signal and connected to IDR and IDW, respectively.

Control Word Register: this sugister is accessed when lines to \$ An are at logic 1. It is used to write a command word, which expectives to be used, its mode, and either a read or write operation

Country: Each country consists of a signal is bit-down counter, which can be operated in either binary or BCD. Its input and author is continued by the selection of modes stored in the country word register.

The program mer can sead but contents ofany of the ture contents without disturbing the actual.


Point in the process.

Meyairkhumar 1918464/K/34 B.Teen IV-Son.

Name-Mayank Kmos 1918464/34/K.

Device. As the name predicts, the supplied and signal is converted into a object of liqual which is produced out output. Analog liqual buch as to degital lowerter.

Not a second output. Signal using an analog.



Functional block diagram.

May

There are Fpins for recieving analog inputs. (1 to 5, 27, 20). Men hoxe is GTART (6 pin) which is Bet to high to start the Convoision. Than there is End of Convousion (7th pin) which. terns itself high on ce the conversion is done. Than output (2-1 Fo 2-7) these give occult of the BDC conversion UCL. Mimpin) typically powers fue IC. ADD. A, B, C. Mese. 3 avre used to select change ALT -> Temposasily made light to select channel. Ground -> to comment to ground, Nogl-12 Urgl+). Easy to interface with all microperocessors or Eight Channel 86it ADC module. Can measure up to 8 Analog. Values Leanlessy Digital out put. Vacuous form 0 to 255 operating Power in 15 n w · Lonvousian 100 ug Employ nation The Juctional blocky A Deane 8 Chan mel multiplener. Mayouk Kuran Comparatos; 256 R. Register has 1918464134/k. Switch tree:

win the range of 0 to 5 V and allow one by one for conversion defending on the 3-bit address input.

the successive approximation register performs eight interations to determine the digital code for infact value.

The End of Conversion (EOC) will go low b/w Dand & clock spulses after the positive edge of Start Pulse.

The 256R ladder has been provided instead of conventional R/2R ladder because of its inherent monotonic, which guarantee no missing digital codes.

The comparator is a chopper-stabilized comparator. It converts the O Cimput signal into an AC signal, and amplifies the AC sign using high gain AC amplifier.

Then converts A C to D C signal.

In AD C conversion process the inject analog value is quantized analog value will have a be unique binary equivalent.

Quantization step = $\frac{V_{REF}}{2^{\frac{8}{3}}} = \frac{V_{REF}(+) - V_{REF}(-)}{256_{10}}$

The digital data corresponding to an analog winfut (Vm) is.

Digital data = (Vin -1)

Digital data = (Vin -1)

Do.