


Q-1 a.

Mayank Kumar
1918464134/K



Pin diagram of 8085 Microprocessor

ALE → Address Latch Enable 2.1's at number 30. in the configuration we know that 8 lower order bits of the 16-bit address bus are multiplexed with 8-bit data bus.

RD → Numbered at 32 in configuration & a low signal in this configuration pin shows the read operation. either of 8 or 16 data bus.

or \overline{CS} to the memory units. thereby indicating that the data bus is now in a state or position to accept the data from the memory or I/O devices.

WR \rightarrow It is the 31st pin in the pin diagram. & a low signal in this pin represents the write operation at the memory or I/O devices. This indicates that the data present in the data bus is to be written into the desired memory address or I/O device by the processor.

I/O/M \rightarrow Pin number 34 indicates the selection of a memory address or I/O device. This shows whether the read & write operation is to be carried out at the memory location or at the I/O device.

S_1 & S_0 \rightarrow at 29 & 33 in configuration: They are status signals. show the type of recent operation of microprocessor.

I/O/M	S_1	S_0	Data Bus STATUS.
0	0	0	HALT.
0	0	1	Memory write.
0	1	0	Memory read.
1	0	1	I/O write
1	1	0	I/O Read
0	1	1	Opcode Fetch.
1	1	1	Interrupt acknowledge.

When microprocessor receives any interrupt signal from peripheral which are requesting its services, it stops its current execution and program control is transferred to sub-routine by generating CALL signal and after executing sub-routine control gets returned to main program.

Software interrupts

In this type of interrupt, the programmer has to add the instructions into the program to execute the interrupts. There are 8 software interrupts in 8085, i.e. RST 0, RST 1, RST 3, RST 4, RST 5, RST 6 and RST 7.

Hardware interrupts

When microprocessors receive interrupts signals through pins (hardware) of microprocessor, they are known as Hardware interrupts. There are 5 hardware interrupts in 8085 microprocessor. They are INTR, RST 7.5, RST 6.5, RST 5.5, TRAP.

Address

$$(I) \text{ RST } 4.5 = 24H$$

$$(II) \text{ RST } 5.5 = 2CH$$

$$(III) \text{ RST } 6.5 = 34H$$

$$(IV) \text{ RST } 7.5 = 3CH$$

$$\left\{ \begin{array}{l} \text{Vector address} \\ = 8 * \text{Type of interrupt} \end{array} \right\}$$

Q3a

Mayank Kumar
1918464/34/K

It is a 16-bit μ p

8086 has a 20-bit address bus can access upto 220 Memory locations (2MB).

It can support upto 64K I/O Ports.

It provides 14, 16-bit registers.

It has multiplexed address & data bus.

AD₀ - AD₁₅ & A₁₆ - A₁₉.

It requires single phase clock 33% duty cycle to provide internal timing.

8086 is designed to operate in two modes Min & Max.

It can prefetch upto 6 instruction bytes from memory & queues them in order to speed up instruction execution.

It requires +5V power supply.


A ⁴⁰pin dual in line package.

8086 has two blocks BTU & EU.

The BTU performs all bus operations. The instruction bytes are transferred to inst. queue. EU executes instructions from the instruction byte queue.


system & execution mechanism. which is called as
pipelining. This result in efficient use of the
system bus & performance

BFU contains Instruction queue segment.
register, Instruction pointer. Address adder.
FU content circuits.



A4(b) Features of 8254:

1. 8254 is the device designed to solve the timing control problems in a microprocessor.
2. It has 3 independent counters, each capable of handling clock inputs up to 10MHz and size of each counter is 16 bit.
3. It operates in +5V regulated power supply and has 24 pin signals.
4. It has 3 counters each with two inputs (Clock and Gate) and one output.
5. The 8254 is an advanced version of 8253.



The architecture of 8254

Data Bus Buffer: It is a tri-state, bi-directional 8-bit buffer, which is used to interface the 8255 to the system data bus. It has 3 basic functions:

- programming the modes of 8255
- loading the count registers
- Reading the count values

Read/Write Logic: It includes 5 signals, i.e. RD, WR, CS, and the address lines A₀ & A₁. In the peripheral I/O mode, the RD and WR signals are connected to IOR and IOW, respectively.

Control Word Register: This register is accessed when lines A₀ & A₁ are at logic 1. It is used to write a command word, which specifies the counter to be used, its mode, and either a read or write operation.


Counters: Each counter consists of a signal, 16 bit-down counter, which can be operated in either binary or BCD. Its input and output is configured by the selection of modes stored in the control word register.

The programmer can read the contents of any of the three counters without disturbing the actual count in the process.

Mayank Kumar
1918464/K/34
B.Tech.IV-Sem.

Name- Mayank Kumar
1910464134/K.

Q.5 a An analog to digital converter is an electronic Device. As the name predicts, the supplied analog signal is converted into a digital signal which is produced at output. Analog signal such as voice recorded into a digital signal using an analog to digital converter.



Functional block diagram.

May

There are 7 pins for receiving analog inputs (1 to 5, 27, 28). Then there is START (6th pin) ~~to~~ which is set to high to start the conversion. Then there is End of conversion (7th pin) which turns itself high once the conversion is done. Then output (2⁻¹ to 2⁻⁷) these give result of the ADC conversion. VCC (11th pin) typically powers the IC. ADD. A, B, C. These 3 are used to select channel. ALE \rightarrow Temporarily made high to select channel. Ground \rightarrow to connect to ground, V_{ref} (-) & V_{ref} (+). clock & OUT EN features.

Easy to interface with all microprocessors or works stand alone.

Eight channel 8 bit ADC module.

Can measure up to 8 Analog. values seamlessly.

Digital output. Various form 0 to 255 operating power in 15 mW. Conversion 100 μ s.

Explanation

The functional block of ADC are
8 channel multiplexer;
Comparators; 256 R. Register
Switch tree.

Mayank Kumar
1918464134/K.

The 8-channel multiplexer can accept eight analog signal as input in the range of 0 to 5V and allow one by one for conversion depending on the 3-bit address input.

The successive approximation register performs eight iterations to determine the digital code for input value.

The End of Conversion (EOC) will go low b/w 0 and 8 clock pulses after the positive edge of Start Pulse.

The 256R ladder has been provided instead of conventional $R/2R$ ladder because of its inherent monotonic, which guarantee no missing digital codes.

The comparator is a chopper-stabilized comparator. It converts the DC input signal into an AC signal, and amplifies the AC sign using high gain AC amplifier. Then converts AC to DC signal.

In ADC conversion process the input analog value is quantized analog value will have a unique binary equivalent.

Quantization Step =

$$Q_{\text{step}} = \frac{V_{\text{REF}}}{2^8} = \frac{V_{\text{REF}}(+)-V_{\text{REF}}(-)}{256_{10}}$$

The digital data corresponding to an analog input (V_{in}) is

$$\text{Digital data} = \left(\frac{V_{\text{in}}}{Q_{\text{step}}} - 1 \right)_{10}$$