

ACHD Final Project – Phase 3

Implementation of a 32-bit processor with assembly codes (auto clock)

Deliverables:

1. Assembly code for encryption.
2. **FPGA DEMO:** <https://youtu.be/FaERPXxH3Xk>

Team 11|Version 3



Byte Addressable 32 Bit NYU6463processor Processor

Team Members:

- Yash K Shah **YKS256**
- Himanshu Singh **HS3773**
- Kalpan Mehta **KSM469**
- Rhitvik Kumawat **RK3494**

Phase III : RC5 Code Instruction explanation: please find the codes in the respective text files attached.

Timing Simulation



Behavioral Simulation

