




Image

Slip User Manual

A Minimal HDL DSL Compiler

Author: Slip Project

Date: May 2026

Version: 1.0

Contents

Chapter 1 Introduction	1
1.1 Design Philosophy	1
Chapter 2 Installation	2
2.1 Prerequisites	2
2.2 Install with uv	2
2.3 Install with pip	2
Chapter 3 Command Line Interface	3
3.1 slip build — Compile to SystemVerilog	3
3.2 slip check — Validate without generating output	3
Chapter 4 Language Overview	4
4.1 Key Differences from SystemVerilog	4
Chapter 5 Module Declaration	5
5.1 Basic Syntax	5
5.2 With Parameters	5
5.3 Implicit Ports	5
Chapter 6 Parameters and Localparams	6
6.1 Parameters (param)	6
6.2 Localparams (localparam)	7
Chapter 7 Signals	9
7.1 Explicit Declaration	9
7.2 Implicit Declaration	9
Chapter 8 Port Inference	10
8.1 Example	10
Chapter 9 Assignments	11
9.1 Continuous Assignment	11
9.2 Procedural Assignment	11
Chapter 10 Sequential Logic (seq)	12
10.1 Basic Clock	12
10.2 Clock with Asynchronous Reset	12
10.3 Automatic Blocking-to-Nonblocking Conversion	13
Chapter 11 Combinational Logic (comb)	14
Chapter 12 Initial Blocks	15

Chapter 13 Case Statements	16
13.1 Basic Case	16
13.2 Casez with Wildcards	16
13.3 Multi-Pattern Items	17
Chapter 14 Inside Operator	19
Chapter 15 Compound Assignments	20
15.1 Example	20
Chapter 16 Control Flow	22
16.1 If / Else	22
16.2 For Loop	22
16.3 For-Loop Step Variants	22
16.4 Restrictions	23
Chapter 17 Module Instantiation	24
17.1 Basic Instantiation	24
17.2 Same-Name Shorthand	24
17.3 Parameter Override	24
17.4 Dangling Ports (_)	24
17.5 Regex Port Mapping	24
17.6 Port Connection Constants	25
Chapter 18 Metaprogramming	26
18.1 `for Loop	26
18.2 `if Conditional	28
18.3 Restrictions	29
Chapter 19 Expressions and Operators	30
19.1 Operator Precedence	30
19.2 Bit Selection and Part Select	30
19.3 Concatenation and Replication	30
19.4 Type Casting	30
19.5 Ternary Operator	31
Chapter 20 Special Constants	32
20.1 Fill Constants	32
20.2 Width-Prefixed Literals	32
20.3 Bare Integers	32
Chapter 21 IP Integration	33
21.1 How It Works	33
21.2 Example	33
Chapter 22 Semantic Rules	35

22.1 Multi-Driver Detection	35
22.2 Combinational Loop Detection	35
22.3 Width Mismatch Warnings	35
22.4 Localparam Override Protection	36
22.5 Implicit Signal Width Inference	36
22.6 Integer Literal Validation	36
Chapter 23 Error Reference	37
23.1 Compilation Errors	37
23.2 Warnings	37
Chapter 24 Complete Examples	39
24.1 Parameterized Pipeline Register	39
24.2 Bit Reversal with Metaprogramming	39
24.3 State Machine with Localparams	40
24.4 Arbiter with Case Statement	42
24.5 Hierarchical Design	44
Appendix A Formal Grammar (EBNF)	47

Chapter 1 Introduction

Slip is a minimal hardware description language (DSL) that compiles `.slip` source files into synthesizable SystemVerilog. It is designed as syntactic sugar over SystemVerilog, providing a streamlined syntax for common hardware design patterns while generating clean, human-readable, IEEE 1800-2017 compliant output.

1.1 Design Philosophy

- **Minimal syntax** — port directions, signal types, and instance wiring are inferred from context.
- **Direct mapping** — every Slip construct maps 1:1 to a SystemVerilog equivalent.
- **Compile-time metaprogramming** — ``for` loops and ``if` conditionals are fully expanded before code generation, with automatic constant folding.
- **Validated output** — generated SystemVerilog is checked against the IEEE 1800-2017 standard via `pyslang`.

Chapter 2 Installation

2.1 Prerequisites

- Python ≥ 3.10
- **uv** (recommended) or pip

2.2 Install with uv

```
git clone https://github.com/user/slip.git
cd slip
uv sync
```

2.3 Install with pip

```
git clone https://github.com/user/slip.git
cd slip
pip install -e .
```

Chapter 3 Command Line Interface

3.1 slip build — Compile to SystemVerilog

```
slip build <file.slip>                # output to ./build/  
slip build -o <out_dir> <file.slip>   # custom output directory  
slip build -ip <ip_dir> <file.slip>    # include external IP directory  
slip build -ip <dir1> -ip <dir2> <file.slip> # multiple IP directories
```

Each module in the .slip file generates a separate .sv file in the output directory.

3.2 slip check — Validate without generating output

```
slip check <file.slip>                # validate only  
slip check -ip <ip_dir> <file.slip>   # with IP directory
```

Runs the full compilation pipeline (parsing, semantic analysis, code generation) but discards the output. Useful for CI validation.

Chapter 4 Language Overview

A Slip source file contains one or more module declarations. Comments use `//` (line) or `/* */` (block) syntax.

```
// This is a comment
module AND_gate (a, b, y) {
    logic a;
    logic b;
    logic y;
    assign y = a & b;
}
```

Generates:

```
module AND_gate (
    input logic a,
    input logic b,
    output logic y
);

    assign y = a & b;

endmodule
```

4.1 Key Differences from SystemVerilog

- No `input/output` keywords — port directions are inferred.
- No `wire/reg` — everything is `logic`.
- Blocking assignment in `seq` blocks is automatically converted to non-blocking.
- Compile-time metaprogramming via ``for` and ``if`.
- Template identifiers embed loop variables in signal names (e.g., `data_`i`).

Chapter 5 Module Declaration

5.1 Basic Syntax

```
module <name> (port1, port2, ...) {  
    // body  
}
```

5.2 With Parameters

```
module <name> #(param W = 8, param DEPTH = 16) (port1, port2, ...) {  
    // body  
}
```

5.3 Implicit Ports

If the port list is omitted entirely, all identifiers used in the module body that are not declared internally become ports:

```
module passthrough {  
    assign out = in;  
}
```

Generates:

```
module passthrough (  
    input logic in,  
    output logic out  
);  
  
    assign out = in;  
  
endmodule
```

Port directions are inferred from usage (see Chapter 8).

Chapter 6 Parameters and Localparams

6.1 Parameters (param)

Parameters are declared in the module header and can be overridden during instantiation:

```
module counter #(param WIDTH = 8, param MAX = 255) (clk, rst_n, count) {
    logic clk;
    logic rst_n;
    logic [WIDTH-1:0] count;

    seq (clk, neg: rst_n) {
        if (!rst_n) {
            count <= 0;
        } else if (count == MAX) {
            count <= 0;
        } else {
            count <= count + 1;
        }
    }
}
```

Generates:

```
module counter #(
    parameter WIDTH = 8,
    parameter MAX = 255
) (
    input logic clk,
    input logic rst_n,
    output logic [WIDTH - 1:0] count
);

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
    end else begin
        if (count == MAX) begin
            count <= 0;
        end else begin
            count <= count + 1;
        end
    end
end

endmodule
```

Override at instantiation:

```
module top (clk, rst_n, count) {
```

```

logic clk;
logic rst_n;
logic [15:0] count;
counter #(.WIDTH(16), .MAX(65535)) u_cnt { .clk, .rst_n, .count };
}

```

Generates:

```

module top (
    input logic clk,
    input logic rst_n,
    input logic [15:0] count
);

    counter #(
        .WIDTH(16),
        .MAX(65535)
    ) u_cnt (
        .clk(clk),
        .rst_n(rst_n),
        .count(count)
    );

endmodule

```

6.2 Localparams (localparam)

Localparams are declared in the module body and **cannot** be overridden during instantiation:

```

module fsm (clk, state) {
    logic clk;
    logic [1:0] state;
    localparam IDLE = 0;
    localparam RUN = 1;
    localparam DONE = 2;
}

```

Generates:

```

module fsm (
    input logic clk,
    input logic [1:0] state
);

    localparam IDLE = 0;
    localparam RUN = 1;
    localparam DONE = 2;

endmodule

```

Attempting to override a localparam in an instance raises a semantic error:

```
fsm #(.IDLE(3)) u1 { .clk, .state }; // ERROR
```

Localparams can be used in signal widths, ``for` bounds, and ``if` conditions.

Chapter 7 Signals

7.1 Explicit Declaration

```
logic [7:0] data;      // 8-bit signal
logic flag;           // 1-bit signal
signed [15:0] val;     // signed 16-bit
logic [7:0] mem [0:15]; // array of 16 x 8-bit
logic [WIDTH-1:0] bus; // parameterized width
```

The logic keyword is optional for bare declarations:

```
data;                // equivalent to: logic data;
```

7.2 Implicit Declaration

Signals that are referenced but not declared are automatically created as logic signals:

```
module example (a, b) {
    logic a;
    logic b;
    assign y = a & b; // 'y' is implicitly declared as logic
}
```

Generates:

```
module example (
    input logic a,
    input logic b
);

    logic y;

    assign y = a & b;

endmodule
```

Implicit signals used in width-specific contexts (e.g., port connections) have their width inferred. If the width cannot be determined, an error is raised.

Chapter 8 Port Inference

Slip infers port directions automatically from signal usage within the module body:

Usage Pattern	Inferred Direction
Only appears in expressions (right-hand side)	input
Only appears as assignment target (left-hand side)	output
Both read and driven	inout

8.1 Example

```
module adder (a, b, sum) {  
    logic a;  
    logic b;  
    logic sum;  
    assign sum = a + b;  
}
```

Generates:

```
module adder (  
    input logic a,  
    input logic b,  
    output logic sum  
);  
  
    assign sum = a + b;  
  
endmodule
```

Chapter 9 Assignments

9.1 Continuous Assignment

At module level, both forms generate `assign` statements in SystemVerilog:

```
assign y = a & b;      // explicit 'assign' keyword
y = a + b;            // bare assignment (also generates 'assign')
```

Both generate continuous assignments:

```
assign y = a & b;
assign z = a + b;
```

9.2 Procedural Assignment

Inside `seq` and `comb` blocks, assignments become procedural:

```
seq (clk) {
    q <= d;           // non-blocking (sequential)
}

comb {
    y = sel ? a : b;  // blocking (combinational)
}
```

Generates:

```
always_ff @(posedge clk) begin
    q <= d;
end

always_comb begin
    y = sel ? a : b;
end
```

Remark The `assign` keyword must **not** be used inside `seq` or `comb` blocks. It is reserved for module-level continuous assignments only.

Chapter 10 Sequential Logic (seq)

The seq block generates an `always_ff` block with the specified clock and optional asynchronous reset.

10.1 Basic Clock

```
seq (clk) {  
    q <= d;  
}
```

Generates:

```
always_ff @(posedge clk) begin  
    q <= d;  
end
```

10.2 Clock with Asynchronous Reset

```
seq (clk, neg: rst_n) {  
    if (!rst_n) {  
        q <= 0;  
    } else {  
        q <= d;  
    }  
}
```

Generates:

```
always_ff @(posedge clk or negedge rst_n) begin  
    if (!rst_n) begin  
        q <= 0;  
    end else begin  
        q <= d;  
    end  
end
```

Reset polarity options:

- neg: rst_n — active-low reset (`negedge rst_n`)
- pos: rst — active-high reset (`posedge rst`)

10.3 Automatic Blocking-to-Nonblocking Conversion

All blocking assignments (=) inside `seq` blocks are automatically converted to non-blocking (<=). This prevents common sequential logic mistakes:

```
seq (clk) {  
    q = d; // automatically becomes q <= d;  
}
```

Generates (blocking = converted to non-blocking <=):

```
always_ff @(posedge clk) begin  
    q <= d;  
end
```

A warning is emitted when this conversion occurs.

Chapter 11 Combinational Logic (comb)

The comb block generates an `always_comb` block. Assignments inside remain blocking:

```
comb {  
    if (sel) {  
        y = a;  
    } else {  
        y = b;  
    }  
}
```

Generates:

```
always_comb begin  
    if (sel) begin  
        y = a;  
    end else begin  
        y = b;  
    end  
end
```

If the combinational block infers a latch (e.g., incomplete assignment in an if without else), Slip emits `always_latch` without a sensitivity list:

```
always_latch begin  
    if (en) begin  
        q <= d;  
    end  
end
```

Chapter 12 Initial Blocks

The `initial` block generates an `initial` block. It is primarily used in testbenches for initialization sequences. Assignments inside remain blocking:

```
initial {  
    clk = 0;  
    rst_n = 0;  
}
```

Generates:

```
initial begin  
    clk = 0;  
    rst_n = 0;  
end
```

Chapter 13 Case Statements

Slip supports `case`, `casez`, and `casex` statements with a brace-based syntax.

13.1 Basic Case

```
case (sel) {  
    2'b00: y = a;  
    2'b01: y = b;  
    2'b10, 2'b11: y = c;  
    default: y = 0;  
}
```

Generates:

```
always_comb begin  
    case (sel)  
        2'b00: begin  
            y = a;  
        end  
        2'b01: begin  
            y = b;  
        end  
        2'b10, 2'b11: begin  
            y = c;  
        end  
        default: begin  
            y = 0;  
        end  
    endcase  
end
```

13.2 Casez with Wildcards

`casez` treats `?` as don't-care bits:

```
casez (opcode) {  
    4'b1??? : y = a;  
    4'b01?? : y = b;  
    4'b001? : y = c;  
    4'b0001 : y = d;  
    default: y = 0;  
}
```

Generates:

```
always_comb begin
```

```

casez (opcode)
  4'b1???: begin
    y = a;
  end
  4'b01??: begin
    y = b;
  end
  4'b001?: begin
    y = c;
  end
  4'b0001: begin
    y = d;
  end
  default: begin
    y = 0;
  end
endcase
end

```

13.3 Multi-Pattern Items

A single case item can match multiple patterns, separated by commas:

```

localparam IDLE = 0;
localparam WAIT = 1;
localparam RUN = 2;

comb {
  case (state) {
    IDLE, WAIT: y = 0;
    RUN: y = 1;
    default: y = 0;
  }
}

```

Generates (assuming IDLE=0, WAIT=1, RUN=2):

```

localparam IDLE = 0;
localparam WAIT = 1;
localparam RUN = 2;

always_comb begin
  case (state)
    IDLE, WAIT: begin
      y = 0;
    end
    RUN: begin
      y = 1;
    end
    default: begin
      y = 0;
    end
  end
end

```

```
    end  
  endcase  
end
```

Chapter 14 Inside Operator

The inside operator tests set membership, following SystemVerilog 2009:

```
if (state inside {IDLE, RUN, DONE}) begin
    // state is one of IDLE, RUN, DONE
end
```

The right-hand side is a set literal {v1, v2, ...}. At compile time, if all values are constants, the expression evaluates to 0 or 1.

```
localparam IDLE = 0;
localparam RUN = 1;
localparam DONE = 2;

comb {
    if (state inside {IDLE, RUN, DONE}) {
        active = 1;
    } else {
        active = 0;
    }
}
```

Generates:

```
localparam IDLE = 0;
localparam RUN = 1;
localparam DONE = 2;

logic active;

always_comb begin
    if (state inside {IDLE, RUN, DONE}) begin
        active = 1;
    end else begin
        active = 0;
    end
end
```

Chapter 15 Compound Assignments

Slip supports all SystemVerilog compound assignment operators. They are desugared at parse time:

Operator	Desugars To	Example
+=	a = a + b	i += 1
-=	a = a - b	count -= 1
*=	a = a * b	val *= 2
/=	a = a / b	val /= 2
%=	a = a % b	val %= N
&=	a = a & b	flags &= MASK
=	a = a b	flags = BIT
⊕=	a = a ⊕ b	flags ⊕= BIT
<<=	a = a << b	val <<= 2
>>=	a = a >> b	val >>= 2
<<<=	a = a <<< b	val <<<= 1
>>>=	a = a >>> b	val >>>= 1

Compound assignments are valid in all contexts where regular assignments are used (module-level, comb, seq, initial).

15.1 Example

```
module m (clk, val, delta) {
    logic clk;
    logic [7:0] val;
    logic [7:0] delta;

    seq (clk) {
        val += delta;
        val -= 1;
    }
}
```

Generates (compound assignments desugared, blocking converted to non-blocking):

```
module m (
    input logic clk,
    output logic [7:0] val,
    input logic [7:0] delta
);

always_ff @(posedge clk) begin
    val <= val + delta;
    val <= val - 1;
end
```



```
endmodule
```

Chapter 16 Control Flow

16.1 If / Else

```
if (condition) begin
    // ...
end else begin
    // ...
end
```

16.2 For Loop

Procedural for loops generate SystemVerilog `for` statements. They are valid inside `seq` and `comb` blocks:

```
seq (clk, neg: rst_n) {
    if (!rst_n) {
        for (i = 0; i < 4; i = i + 1) {
            reg_file[i] <= 0;
        }
    }
}
```

Generates:

```
logic [7:0] reg_file [0:3];

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        for (int i = 0; i < 4; i = i + 1) begin
            reg_file[i] <= 0;
        end
    end
end
```

Loop variables (e.g., `i`) are excluded from implicit signal creation — they are treated as loop-local integers.

16.3 For-Loop Step Variants

The step clause supports three forms:

```
for (i = 0; i < N; i = i + 1) { ... } // standard
for (i = 0; i < N; i += 1) { ... } // compound assignment
for (i = 0; i < N; i++) { ... } // increment
```

Compound assignments (`+=`, `-=`, `*=`, etc.) are desugared at parse time: `i += 1` becomes `i = i + 1`. All three

forms generate the same SystemVerilog output:

```
for (int i = 0; i < N; i = i + 1) begin
    // ...
end
```

16.4 Restrictions

- while loops are not supported (combinational while loops are unsafe in synthesis).

Chapter 17 Module Instantiation

17.1 Basic Instantiation

```
module_name instance_name {  
    .port1(signal1),  
    .port2(signal2)  
};
```

17.2 Same-Name Shorthand

When the port name matches the signal name, the signal expression can be omitted:

```
inner u1 { .clk, .rst_n, .data_in };  
// Equivalent to: .clk(clk), .rst_n(rst_n), .data_in(data_in)
```

17.3 Parameter Override

```
inner #(.WIDTH(16), .DEPTH(32)) u1 { .clk, .data_in, .data_out };
```

17.4 Dangling Ports (_)

Use `_` to leave a port intentionally unconnected:

```
inner u1 { .clk, .rst_n(_), .data_in };
```

In the generated SystemVerilog, the `.rst_n()` connection is omitted entirely.

17.5 Regex Port Mapping

Use regex patterns to map groups of ports to signals:

```
child u1 {  
    .clk,  
    "data_(.*)" => "bus_\1"  
};
```

This maps `data_0` $\rightarrow$ `bus_0`, `data_1` $\rightarrow$ `bus_1`, etc. Signal widths are inferred from the target module's port declarations.

Regex connections are processed in order and can be mixed with explicit connections. The priority order is:

1. Explicit connections (highest priority)
2. Same-name shorthand
3. Regex patterns (first matching rule wins)

17.6 Port Connection Constants

Port connection expressions that are constants must follow these rules:

- **Allowed:** width-prefixed literals (e.g., 1'b0, 8'hFF) and fill constants ('0, '1).
- **Forbidden:** bare integers (e.g., 0, 42).

```
// WRONG -- bare integer in port connection
inner u1 { .data_in(0) };

// OK -- width-prefixed
inner u1 { .data_in(1'b0) };

// OK -- fill constant (width determined by target port)
inner u1 { .data_in('0) };
```

The fill constants '0 and '1 are SystemVerilog native adaptive-width constants. Slip passes them through directly; the downstream tool determines their width from the target port.

Chapter 18 Metaprogramming

Slip provides compile-time ``for` loops and ``if` conditionals. These are fully expanded before code generation.

18.1 ``for` Loop

Syntax uses backtick-prefixed keywords and loop variables:

```
`for(`i = 0; `i < 4; `i = `i + 1) {  
    logic [7:0] data_`i;  
    assign data_`i = `i;  
}
```

After expansion, this becomes:

```
logic [7:0] data_0;  
logic [7:0] data_1;  
logic [7:0] data_2;  
logic [7:0] data_3;  
assign data_0 = 0;  
assign data_1 = 1;  
assign data_2 = 2;  
assign data_3 = 3;
```

18.1.1 Template Identifiers

Loop variables can appear inside identifier names using backtick syntax. The lexer merges the surrounding identifier text with the backtick variable into a single token:

```
`for(`i = 0; `i < 3; `i = `i + 1) {  
    assign out_`i = in_`i;  
}
```

Generates:

```
logic out_0;  
logic in_0;  
logic out_1;  
logic in_1;  
logic out_2;  
logic in_2;  
  
assign out_0 = in_0;  
assign out_1 = in_1;  
assign out_2 = in_2;
```

18.1.2 Nested Loops

```
`for(`i = 0; `i < 2; `i = `i + 1) {
    `for(`j = 0; `j < 2; `j = `j + 1) {
        assign result_`i_`j = `i + `j;
    }
}
```

Generates:

```
logic result_0_0;
logic result_0_1;
logic result_1_0;
logic result_1_1;

assign result_0_0 = 0;
assign result_0_1 = 1;
assign result_1_0 = 1;
assign result_1_1 = 2;
```

Template identifiers with multiple backtick variables (e.g., a`i\_`j) are fully supported. The lexer merges them into a single token in a single pass.

18.1.3 Constant Folding

After substituting the loop variable with its current integer value, the expansion engine performs **constant folding** on the resulting expression tree:

Pattern	Result
Both operands are integer literals	Evaluate to result literal
One operand is 0, op is + or -	Identity: return other operand
One operand is 1, op is * or /	Identity: return other operand
One operand is 0, op is *	Zero: return 0
Unary operand is integer literal	Evaluate to result literal
Ternary condition is integer literal	Select corresponding branch
Parenthesized expression is literal	Unwrap parentheses

Subexpressions containing non-constant references (e.g., parameters) are preserved unchanged. Only the constant parts are simplified.

Example — bit reversal with parameterized width:

```
module bit_reverse #(param W = 8) (din, dout) {
    logic [W-1:0] din;
    logic [W-1:0] dout;

    comb {
        `for(`i = 0; `i < W; `i = `i + 1) {
            dout[W - 1 - `i] = din[`i];
        }
    }
}
```

```

    }
}

```

When $W=8$ and $i=0$, the index expression $W - 1 - 0$ is folded:

1. Substitute i with 0: $W - 1 - 0$
2. Fold $1 - 0 \rightarrow 1$: $W - 1$
3. Result: $dout[W - 1] = din[0]$

The generated SystemVerilog contains no $- 0$ artifacts.

18.1.4 Compile-Time Expression Evaluation

``for` init, bound, and step expressions, as well as ``if` conditions, must be evaluable to integer constants at compile time. The evaluation engine supports:

- Integer literals and param/localparam references
- Arithmetic: $+$, $-$, $*$, $/$, $\%$, $**$
- Relational: $<$, $>$, $<=$, $>=$, $==$, $!=$, $===$, $!==$
- Logical: $\&\&$, $||$
- Bitwise: $\&$, $|$, $\sim$, $<<$, $>>$, $<<<$, $>>>$
- Unary prefix: $-$, $!$, $\sim$
- Parenthesized sub-expressions

18.2 `if Conditional

```

`if (ENABLE_DEBUG) {
    logic [7:0] debug_out;
    assign debug_out = internal_signal;
}
`else{
    assign debug_out = 0;
}

```

When `ENABLE_DEBUG` evaluates to non-zero, generates:

```

logic [7:0] debug_out;
assign debug_out = internal_signal;

```

When `ENABLE_DEBUG` evaluates to zero, generates:

```

assign debug_out = 0;

```

The condition must be a compile-time constant expression (parameter, localparam, or integer literal expression).

18.3 Restrictions

- Loop variables (``i`) cannot be assigned within the loop body — they are controlled by the expansion engine.
- ``for` / ``if` conditions must be evaluable at compile time.
- The step variable must match the loop variable (e.g., ``i = `i + 1`).
- Maximum 1024 iterations per loop (prevents infinite loops).

Chapter 19 Expressions and Operators

19.1 Operator Precedence

From highest to lowest (following IEEE 1800-2017):

Priority	Operators	Associativity
1 (highest)	<code>[]</code> , <code>[:]</code> , function call, <code>N'(expr)</code>	Left
2	<code>+</code> , <code>-</code> , <code>!</code> , <code>~</code> (unary); <code>signed'</code> , <code>unsigned'</code>	Right
3	<code>**</code>	Right
4	<code>*</code> , <code>/</code> , <code>%</code>	Left
5	<code>+</code> , <code>-</code> (binary)	Left
6	<code><<</code> , <code>>></code> , <code><<<</code> , <code>>>></code>	Left
7	<code><</code> , <code>></code> , <code><=</code> , <code>>=</code>	Left
8	<code>==</code> , <code>!=</code> , <code>===</code> , <code>!==</code>	Left
9	<code>&</code>	Left
10	<code>^</code>	Left
11	<code> </code>	Left
12	<code>&&</code>	Left
13	<code> </code>	Left
14	<code>?:</code> (ternary)	Right
15 (lowest)	<code>inside</code> (set membership)	Left

19.2 Bit Selection and Part Select

```
data[3]      // bit select
data[7:0]    // part select
data[i]      // variable index
```

19.3 Concatenation and Replication

```
{a, b, c}    // concatenation
{4{1'b1}}    // replication: 4 copies of 1'b1
```

Nested replications are supported: `{4{{2{1'b0}}}}` produces 8 bits of zero.

19.4 Type Casting

```
signed'(expr) // signed cast
unsigned'(expr) // unsigned cast
```

```
8'(expr)    // width cast (truncate or zero-extend to 8 bits)
```

Both signed and unsigned without a following ' raise a syntax error.

19.5 Ternary Operator

```
sel ? a : b
```

Right-associative: $a ? b : c ? d : e$ is parsed as $a ? b : (c ? d : e)$.

Chapter 20 Special Constants

20.1 Fill Constants

```
'0    // all bits zero (width determined by context)
'1    // all bits one (width determined by context)
```

These are SystemVerilog native fill constants. Their width is automatically determined by the connected port or assignment target. Slip passes them through without width inference.

20.2 Width-Prefixed Literals

```
1'b0    // 1-bit binary zero
1'b1    // 1-bit binary one
8'hFF    // 8-bit hexadecimal
4'b1010  // 4-bit binary
16'd255  // 16-bit decimal
8'o377   // 8-bit octal
```

Digits are validated against the specified radix. For example, 4'bABCD and 4'o888 are rejected. The four-state values x and z are accepted in any radix.

20.3 Bare Integers

```
0        // bare integer (OK in assignments and expressions)
42       // bare integer
```

Bare integers are **not allowed** in port connections — use width-prefixed literals or fill constants instead.

Chapter 21 IP Integration

Slip can instantiate external SystemVerilog modules by providing IP directories:

```
slip build -ip ./ip_cores -ip ./vendor_lib design.slip
```

21.1 How It Works

1. Slip scans IP directories for .sv and .v files.
2. When an instance references a module not defined in the .slip source, Slip uses pyslang to reflect the external module's ports and parameters.
3. Port widths are evaluated using the instance's parameter overrides.
4. Signals are created with correct widths for regex-mapped connections.

21.2 Example

Given an external IP file ip_cores/fifo.sv:

```
module fifo #(
    parameter DEPTH = 16,
    parameter WIDTH = 8
) (
    input logic      clk,
    input logic      rst_n,
    input logic [WIDTH-1:0] din,
    output logic [WIDTH-1:0] dout,
    output logic      full
);
```

In your Slip source:

```
module top (clk, rst_n, data_in, data_out) {
    logic clk;
    logic rst_n;
    logic [7:0] data_in;
    logic [7:0] data_out;

    fifo #(.DEPTH(32)) u_fifo {
        .clk,
        .rst_n,
        .din(data_in),
        .dout(data_out),
        .full(_)
    };
}
```

The `.full(_)` connection leaves the `full` output dangling.

Chapter 22 Semantic Rules

22.1 Multi-Driver Detection

A signal cannot be driven by multiple procedural blocks. This is caught at compile time:

```
// ERROR: signal 'q' driven by multiple blocks
seq (clk) { q <= a; }
seq (clk) { q <= b; }
```

The analyzer tracks assignments through `if` and `for` nesting within each block. Two separate `seq` or `comb` blocks driving the same signal produce an error.

22.2 Combinational Loop Detection

Feedback loops inside `comb` blocks are detected using DFS-based cycle detection on the signal dependency graph:

```
// ERROR: combinational loop detected
comb {
    a = b + 1;
    b = a + 1; // 'a' depends on 'b', 'b' depends on 'a'
}
```

The detector builds a dependency graph per `comb` block by tracing which signals are read and which are driven. If a cycle is found, a `SlipSemanticError` is raised.

22.3 Width Mismatch Warnings

The compiler checks for width mismatches in assignments and instance port connections. When both sides have concrete integer widths and they differ, a warning is emitted:

```
module m (out[7:0]) {
    assign out = 42; // WARNING: 'out' is 8 bits, but value is 32 bits
}
```

Width-prefixed literals use their declared width:

```
module m (out[7:0]) {
    assign out = 8'hFF; // OK: both 8 bits
}
```

Instance port connections are also checked:

```
module sub (data[7:0]) { ... }
```

```
module top (out[3:0]) {
    sub u { .data(out) }; // WARNING: port expects 8 bits, signal is 4 bits
}
```

Parameterized widths with default values are evaluated using those defaults. Widths that cannot be evaluated are silently skipped.

22.4 Localparam Override Protection

Parameters can be overridden at instantiation; localparams cannot:

```
module example #(param W = 8) () {
    localparam MASK = 255;
}

// OK
example #(.W(16)) u1 {};

// ERROR: cannot override localparam 'MASK'
example #(.MASK(511)) u2 {};
```

22.5 Implicit Signal Width Inference

Implicit signals inherit their width from the context in which they are used:

```
module top (a, b, sum) {
    logic [7:0] a;
    logic [7:0] b;
    // 'sum' is implicitly created as [7:0] from port connection context
    adder u1 { .a, .b, .sum };
}
```

If the width cannot be inferred, an error is raised.

22.6 Integer Literal Validation

Verilog-style sized literals are validated at lex time:

- Digits must be valid for the specified radix (e.g., 4'bABCD is rejected).
- The digit portion must not be empty or underscore-only (e.g., 4'b_ is rejected).
- Four-state values x/z are accepted in any radix.

Chapter 23 Error Reference

23.1 Compilation Errors

cannot override localparam 'name'

Attempting to override a localparam in instance #(...).

unconnected input port 'name'

Input port not connected and not marked with _.

unable to infer width for implicit signal 'name'

Implicit signal used in a context where width cannot be determined.

bare integer '...' in port connection must have explicit width

Bare integer used in port connection. Use a width-prefixed literal (1'b0) or a fill constant ('0).

signal 'name' driven by multiple blocks

Multi-driver conflict — the signal is driven by more than one seq or comb block.

invalid digit 'X' for radix 'r' in literal

Integer literal contains a digit invalid for the specified radix (e.g. 4'bABCD).

integer literal has no actual digit value

Literal has only underscores after the radix prefix (e.g. 4'b_).

`for loop exceeded 1024 iterations

Metaprogramming loop body was expanded more than 1024 times.

cannot evaluate 'name' at compile time

Non-constant expression in ``for`/``if` condition, init, or step.

`for step variable '...' must match loop variable '...'

Step variable differs from the declared loop variable.

unsupported operator '...' in compile-time expression

Operator not supported by the constant expression evaluator.

combinational loop detected: ...

A feedback loop was found inside a comb block. The error message lists the signals involved in the cycle.

duplicate declaration of 'name'

A signal, instance, or localparam with the same name is declared more than once in the same module.

reset polarity inconsistency: ...

A reset signal is used with conflicting polarity (both pos: and neg:) across different seq blocks.

23.2 Warnings

blocking '=' converted to '<=' in seq block

Automatic assignment correction in sequential logic.

pyslang not installed --- skipping validation

Install pyslang to enable IEEE 1800 validation of generated output.

width mismatch: 'name' is N bits, but value is M bits

An assignment has mismatched widths between the target signal and the value expression.

port width mismatch: 'port' expects N bits, but 'signal' is M bits

An instance port connection has mismatched widths between the port declaration and the connected signal.

Chapter 24 Complete Examples

24.1 Parameterized Pipeline Register

```
module pipeline_reg #(param WIDTH = 8) (clk, rst_n, d, q) {
    logic clk;
    logic rst_n;
    logic [WIDTH-1:0] d;
    logic [WIDTH-1:0] q;

    seq (clk, neg: rst_n) {
        if (!rst_n) {
            q <= 0;
        } else {
            q <= d;
        }
    }
}
```

Generates:

```
module pipeline_reg #(
    parameter WIDTH = 8
) (
    input logic clk,
    input logic rst_n,
    input logic [WIDTH - 1:0] d,
    output logic [WIDTH - 1:0] q
);

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        q <= 0;
    end else begin
        q <= d;
    end
end

endmodule
```

24.2 Bit Reversal with Metaprogramming

```
module bit_reverse #(param W = 8) (din, dout) {
    logic [W-1:0] din;
    logic [W-1:0] dout;

    comb {
```

```

    `for(`i = 0; `i < W; `i = `i + 1) {
        dout[W - 1 - `i] = din[`i];
    }
}
}

```

Generates:

```

module bit_reverse #(
    parameter W = 8
) (
    input logic [W - 1:0] din,
    output logic [W - 1:0] dout
);

always_comb begin
    dout[W - 1] = din[0];
    dout[W - 1 - 1] = din[1];
    dout[W - 1 - 2] = din[2];
    dout[W - 1 - 3] = din[3];
    dout[W - 1 - 4] = din[4];
    dout[W - 1 - 5] = din[5];
    dout[W - 1 - 6] = din[6];
    dout[W - 1 - 7] = din[7];
end

endmodule

```

Note: constant folding simplifies $W - 1 - 0$ to $W - 1$, but leaves expressions like $W - 1 - 1$ unfolded because they contain non-constant subexpressions. The downstream synthesis tool evaluates these at elaboration time.

24.3 State Machine with Localparams

```

module arbiter (clk, rst_n, req, grant) {
    logic clk;
    logic rst_n;
    logic [3:0] req;
    logic [3:0] grant;
    logic [1:0] cur;

    localparam S_IDLE = 0;
    localparam S_GNT0 = 1;
    localparam S_GNT1 = 2;

    seq (clk, neg: rst_n) {
        if (!rst_n) {
            cur <= S_IDLE;
        } else {
            case (cur) {

```

```

        S_IDLE: {
            if (req[0]) cur <= S_GNT0;
            if (req[1]) cur <= S_GNT1;
        }
        S_GNT0: {
            if (!req[0]) cur <= S_IDLE;
        }
        S_GNT1: {
            if (!req[1]) cur <= S_IDLE;
        }
        default: cur <= S_IDLE;
    }
}

assign grant[0] = (cur == S_GNT0);
assign grant[1] = (cur == S_GNT1);
}

```

Generates:

```

module arbiter (
    input logic clk,
    input logic rst_n,
    input logic [3:0] req,
    output logic [3:0] grant
);

    localparam S_IDLE = 0;
    localparam S_GNT0 = 1;
    localparam S_GNT1 = 2;

    logic [1:0] cur;

    assign grant[0] = (cur == S_GNT0);
    assign grant[1] = (cur == S_GNT1);

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cur <= S_IDLE;
        end else begin
            case (cur)
                S_IDLE: begin
                    if (req[0]) begin
                        cur <= S_GNT0;
                    end
                    if (req[1]) begin
                        cur <= S_GNT1;
                    end
                end
                S_GNT0: begin
                    if (!req[0]) begin
                        cur <= S_IDLE;
                    end
                end
            end
        end
    end

```

```

        end
    end
    S_GNT1: begin
        if (!req[1]) begin
            cur <= S_IDLE;
        end
    end
    default: begin
        cur <= S_IDLE;
    end
endcase
end
end
endmodule

```

24.4 Arbiter with Case Statement

```

module arbiter_case (clk, rst_n, req, grant) {
    logic clk;
    logic rst_n;
    logic [3:0] req;
    logic [3:0] grant;
    logic [2:0] cur;

    localparam S_IDLE = 0;
    localparam S_GNT0 = 1;
    localparam S_GNT1 = 2;
    localparam S_GNT2 = 3;
    localparam S_GNT3 = 4;

    seq (clk, neg: rst_n) {
        if (!rst_n) {
            cur <= S_IDLE;
        } else {
            case (cur) {
                S_IDLE: {
                    if (req[0]) cur <= S_GNT0;
                    if (req[1]) cur <= S_GNT1;
                    if (req[2]) cur <= S_GNT2;
                    if (req[3]) cur <= S_GNT3;
                }
                S_GNT0: {
                    if (!req[0]) cur <= S_IDLE;
                }
                S_GNT1: {
                    if (!req[1]) cur <= S_IDLE;
                }
                default: cur <= S_IDLE;
            }
        }
    }
}

```

```

    }
}

comb {
    grant = 0;
    case (cur) {
        S_GNT0: grant[0] = 1;
        S_GNT1: grant[1] = 1;
        S_GNT2: grant[2] = 1;
        S_GNT3: grant[3] = 1;
        default: grant = 0;
    }
}
}

```

Generates:

```

module arbiter_case (
    input logic clk,
    input logic rst_n,
    input logic [3:0] req,
    output logic [3:0] grant
);

localparam S_IDLE = 0;
localparam S_GNT0 = 1;
localparam S_GNT1 = 2;
localparam S_GNT2 = 3;
localparam S_GNT3 = 4;

logic [2:0] cur;

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        cur <= S_IDLE;
    end else begin
        case (cur)
            S_IDLE: begin
                if (req[0]) begin
                    cur <= S_GNT0;
                end
                if (req[1]) begin
                    cur <= S_GNT1;
                end
                if (req[2]) begin
                    cur <= S_GNT2;
                end
                if (req[3]) begin
                    cur <= S_GNT3;
                end
            end
            S_GNT0: begin
                if (!req[0]) begin

```

```

        cur <= S_IDLE;
    end
end
S_GNT1: begin
    if (!req[1]) begin
        cur <= S_IDLE;
    end
end
default: begin
    cur <= S_IDLE;
end
endcase
end
end

always_comb begin
    grant = 0;
    case (cur)
        S_GNT0: begin
            grant[0] = 1;
        end
        S_GNT1: begin
            grant[1] = 1;
        end
        S_GNT2: begin
            grant[2] = 1;
        end
        S_GNT3: begin
            grant[3] = 1;
        end
        default: begin
            grant = 0;
        end
    endcase
end

endmodule

```

24.5 Hierarchical Design

```

module stage #(param W = 8) (clk, rst_n, data_in, data_out) {
    logic clk;
    logic rst_n;
    logic [W-1:0] data_in;
    logic [W-1:0] data_out;
    logic [W-1:0] reg_data;

    seq (clk, neg: rst_n) {
        if (!rst_n) {
            reg_data <= 0;

```



```

    } else {
        reg_data <= data_in;
    }
}

assign data_out = reg_data;
}

module pipeline (clk, rst_n, din, dout) {
    logic clk;
    logic rst_n;
    logic [7:0] din;
    logic [7:0] dout;
    logic [7:0] stage_data [0:3];

    assign stage_data[0] = din;

    `for(`i = 1; `i < 3; `i = `i + 1) {
        stage #(.W(8)) u_stage_`i {
            .clk,
            .rst_n,
            .data_in(stage_data[`i - 1]),
            .data_out(stage_data[`i])
        };
    }

    assign dout = stage_data[2];
}

```

Generates:

```

module stage #(
    parameter W = 8
) (
    input logic clk,
    input logic rst_n,
    input logic [W - 1:0] data_in,
    output logic [W - 1:0] data_out
);

    logic [W - 1:0] reg_data;

    assign data_out = reg_data;

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            reg_data <= 0;
        end else begin
            reg_data <= data_in;
        end
    end

endmodule

```

```
module pipeline (  
    input logic clk,  
    input logic rst_n,  
    input logic [7:0] din,  
    output logic [7:0] dout  
);  
  
    logic [7:0] stage_data [0:3];  
  
    assign stage_data[0] = din;  
    assign dout = stage_data[2];  
  
    stage #(  
        .W(8)  
    ) u_stage_1 (  
        .clk(clk),  
        .rst_n(rst_n),  
        .data_in(stage_data[0]),  
        .data_out(stage_data[1])  
    );  
  
    stage #(  
        .W(8)  
    ) u_stage_2 (  
        .clk(clk),  
        .rst_n(rst_n),  
        .data_in(stage_data[1]),  
        .data_out(stage_data[2])  
    );  
  
endmodule
```

Appendix A Formal Grammar (EBNF)

```
CompilationUnit ::= { ModuleDecl }

ModuleDecl ::= "module" IDENT
              [ "(" ParameterList ")" ]
              [ "(" PortList ")" ]
              "{" { Statement } "}"

ParameterList ::= ParameterDecl { "," ParameterDecl }
ParameterDecl ::= "param" IDENT "=" Expr

PortList      ::= PortItem { "," PortItem }
PortItem      ::= IDENT [ "[" Expr [ ":" Expr ] "]" ]

Statement ::= SignalDecl
           | LocalparamDecl
           | AssignStmt
           | SeqBlock
           | CombBlock
           | InitialBlock
           | IfStmt
           | ForStmt
           | CaseStmt
           | GenForStmt
           | GenIfStmt
           | InstanceStmt
           | BlockStmt

SignalDecl ::= ["logic"] ["signed"] [ "[" Expr "]" ]
            IDENT [ "[" Expr ":" Expr "]" ] ";"

LocalparamDecl ::= "localparam" IDENT "=" Expr ";";

AssignStmt ::= ["assign"] Lvalue "=" Expr ";";
            | ["assign"] Lvalue CompoundOp Expr ";";

CompoundOp ::= "+=" | "-=" | "*=" | "/=" | "%="
            | "&=" | "|=" | "^=" | "<<=" | ">>="
            | "<<<=" | ">>>="

SeqBlock  ::= "seq" "(" IDENT
              [ "," ("pos" | "neg") ":" IDENT ] ")" BlockStmt
CombBlock ::= "comb" BlockStmt
InitialBlock ::= "initial" BlockStmt

IfStmt ::= "if" "(" Expr ")" BlockStmt
         [ "else" BlockStmt ]

ForStmt ::= "for" "(" IDENT "=" Expr ";" Expr ";"
           ForStep ")" BlockStmt
```

```

ForStep ::= IDENT "=" Expr
          | IDENT CompoundOp Expr
          | IDENT "++"

CaseStmt ::= ("case" | "casez" | "casex") "(" Expr ")"
           "{" { CaseItem } "}"
CaseItem ::= PatternList ":" Statement
           | "default" ":" Statement
PatternList ::= Expr { "," Expr }

GenForStmt ::= "`for" "(" TICK_IDENT "=" Expr ";" Expr ";"
                  TICK_IDENT "=" Expr ")" BlockStmt
GenIfStmt  ::= "`if" "(" Expr ")" BlockStmt
                  [ "`else" BlockStmt ]

InstanceStmt ::= IDENT
               [ "#" NamedParam { "," NamedParam } ")" ]
               IDENT "{" { Connection } "}" [ ";" ]

NamedParam ::= "." IDENT "(" Expr ")"
Connection ::= "." IDENT [ "(" Expr ")" ]
               | STRING "=>" STRING

BlockStmt ::= "{" { Statement } "}"
Lvalue    ::= IDENT { "[" Expr "]" | "[" Expr ":" Expr "]" }

```

Notes on the grammar:

- TICK_IDENT denotes a backtick-prefixed identifier (e.g., ``i`).
- Template identifiers (e.g., `data_`i`) are formed at the lexical level by merging adjacent IDENT, TICK, and TICK_IDENT tokens.
- Expressions are parsed by a Pratt parser and support all operators listed in the operator precedence table.
- Special expression forms include concatenation `{a, b}`, replication `{n{expr}}`, width cast `N'(expr)`, and set membership `x inside {v1, v2, ...}`.
- Compound assignment operators are desugared at parse time into regular assignments.