


Three-band digitally-controlled audio processor

Features

- Input multiplexer
 - four stereo inputs
 - selectable input gain for optimal adaptation to different sources
- Single stereo output
- Treble, mid-range and bass control in 2-dB steps
- Volume control in 1-dB steps
- Two speaker attenuators:
 - two independent speaker controls in 1-dB steps for balance facility
 - independent mute function
- All functions are programmable via serial bus.



The TDA7439 is a volume, tone (bass, mid-range and treble) and balance (left/right, processor for



high-quality audio explications in car-radio and Hi-Fi systems. Soleciable input gain is provided. All the functions are controlled by serial bus.

The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers.

The TDA7439 employs BIPOLAR/CMOS technology to provide low distortion, low noise and DC stepping.

Table 1. Device summary

Order onda	Package	Packaging	
TDA7439	SDIP30	Tube	
76,			
1050°			
70			

Contents TDA7439

Contents

1	Bloc	k diagram and pin out	3									
2	Elect	trical specifications	4									
3	Appli	Application suggestions										
	3.1	Tone control	8									
		3.1.1 Bass, mid-range stages										
		3.1.2 Treble stage										
	3.2	Pin CREF	9									
	3.3	Electrical characteristics	9									
4	I ² C b	Data validity	. 11									
	4.1	Data validity	. 11									
	4.2	Start and stop conditions	. 11									
	4.3	Byte format	. 11									
	4.4	Acknowledge	. 11									
	4.5	Transmission with wit acknowledge	. 11									
	4.6	Interface pro ଉପଧା	. 12									
5	I ² C b	บร transmission examples	. 13									
	5.1	No address incrementing										
	5 2	Address incrementing										
e 50'	l ² C b	us addresses and data	. 14									
O	6.1	Chip address byte	. 14									
	6.2	Sub-address byte	. 14									
	6.3	Data bytes	. 14									
7	Chip	input/output circuits	. 19									
8	Pack	age information	. 21									
9	Revis	sion history	. 22									

Block diagram and pin out 1

Figure 1. **Block diagram**





Figure 2. Pin connections



2 Electrical specifications

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vs	Operating supply voltage	10.5	V
T _{amb}	Operating ambient temperature	0 to 70	°C
T _{stg}	Storage temperature range	-55 to 150	°C

Table 3. Thermal data

Symbol	Parameter	Value Unit
R _{th j-pin}	Thermal resistance junction-pins	85 °C/W

Table 4. Quick reference data

Symbol	Parameter	nilV.	Тур	Max	Unit
V _S	Supply voltage	6	9	10.2	V
V _{CL}	Max. input signal handling	2			V RMS
THD	Total harmonic distortion V = 1 V RMS t - 1 kHz		0.01	0.1	%
S/N	Signal to noise ratio V _{out} = 1 V RM 5 'n.iode = OFF)		106		dB
S _C	Channel separation f = 1 kHz		90		dB
	Input gain (in 2-dB stens,	0		30	dB
	Volume contrci (เว i-dB steps)	-47		0	dB
	Treble courtre: (in 2-dB steps)	-14		+14	dB
	Middle control (in 2-dB steps)	-14		+14	dB
	Bass control (in 2-dB steps)	-14		+14	dB
10	Balance control (in 1-dB steps)	-79		0	dB
	Mute attenuation		100		dB

Table 5. shows the electrical characteristics. Refer to the test circuit in Figure 3, T_{amb} = 25° C, V_S = 9 V, R_L = 10 kΩ, generator resistance R_g = 600 Ω, all controls flat (G = 0 dB), unless otherwise specified.

Table 5. Electrical characteristics

		•				
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
Supply						
Vs	Supply voltage		6	9	10.2	V
I _S	Supply current		4	7	10	mA
SVR	Ripple rejection		60	90		dB

Table 5. Electrical characteristics (continued)


Symbo	-	,	N#:	T	Mari	I les!4
Symbo		Test condition	Min	Тур	Max	Unit
Input st		T	I	I		
R _{IN}	Input resistance		70	100	130	kΩ
V _{CL}	Clipping level	THD = 0.3%	2	2.5		V RMS
S _{IN}	Input separation	The selected input is grounded through a 2.2 µF capacitor	80	100		dB
G _{in_min}	Minimum input gain		-1	0	1	dB
G _{in_max}	Maximum input gain		29	30	31	dB
G _{step}	Step resolution		1.5	2	<u>2</u> 5	dB
Volume	control		2)	
R _i	Volume control input resistance		20	33	50	kΩ
C _{range}	Volume control range		45	47	49	dB
A _{v_max}	Max. attenuation	×6,	45	47	49	dB
A _{step}	Step resolution	76,	0.5	1	1.5	dB
E _A	Attenuation set error	A _V = C το 2/c dB	-1.0	0	1.0	dB
LA	Attenuation set enoi	A24 to -47 dB	-1.5	0	1.5	dB
ET	Tracking error	$A_V = 0$ to -24 dB		0	1	dB
	Tracking error	$A_V = -24 \text{ to } -47 \text{ dB}$		0	2	dB
V _{DC}	DC step	adjacent attenuation steps from 0 dB to A _{v_max}		0 0.5	3	mV mV
A _{mute}	Muta attenuation		80	100		dB
Bass :	outrol 🗓					
Сb	Control range	Max. boost/cut	±12.0	±14.0	±16.0	dB
3 _{step}	Step resolution		1	2	3	dB
R _B	Internal feedback resistance		33	44	55	kΩ
Treble o	ontrol ⁽¹⁾					
Gt	Control range	Max. boost/cut	±13.0	±14.0	±15.0	dB
T _{step}	Step resolution		1	2	3	dB
Mid-ran	ge control ⁽¹⁾		•	•		
Gm	Control range	Max. boost/cut	±12.0	±14.0	±16.0	dB
M _{step}	Step resolution		1	2	3	dB
R _M	Internal feedback resistance		18.75	25	31.25	kΩ

Table 5. **Electrical characteristics (continued)**

Symbol	Parameter	Test condition	Min	Тур	Max	Uni
Speaker a	attenuators		•			
C _{range}	Control range		70	76	82	dB
S _{step}	Step resolution		0.5	1	1.5	dB
EA	Attenuation set error	$A_V = 0 \text{ to } -20 \text{ dB}$	-1.5	0	1.5	dB
	Alteridation set endi	$A_V = -20 \text{ to } -56 \text{ dB}$	-2	0	2	dB
V_{DC}	DC step	Adjacent attenuation steps		0	3	mV
A _{mute}	Mute attenuation		80	100		dB
Audio ou	tputs				10	
V _{CLIP}	Clipping level	d = 0.3%	2.1	2.6		Vrms
R_{L}	Output load resistance		2	10/		kΩ
R _O	Output impedance		10	40	70	Ω
V _{OUTDC}	DC voltage level		3.5	3.8	4.1	٧
General		. 94				
E _{NO}	Output noise	All gains = 0 05; BW = 20 Hz to 20 kHz flat		5	15	μV
_	Total tracking error	$A_{V} = 0$ io -24 dB		0	1	dB
E _t	Total tracking error	$A_V = -24 \text{ to } -47 \text{ dB}$		0	2	dB
S/N	Signal to noise ratio	All gains 0 dB, V _O = 1 V RMS	95	106		dB
S _C	Channel seocratich, left/right		80	100		dB
d	Distortio	A _V = 0, V _I = 1 V RMS		0.01	0.08	%
Bus inpu	K O					
V _{IL}	Input low voltage				1	٧
H	Input high voltage		3			٧
I _{IN}	Input current	V _{IN} = 0.4 V	-5	0	5	μΑ
Vo	Output voltage SDA acknowledge	I _O = 1.6 mA		0.4	0.8	V

For bass, mid-range and treble response: the center frequency and the response quality can be set by the external circuitry.

Figure 3. Test circuit



577

3 Application suggestions

The first and the last stages are volume control blocks. The control range is 0 to -47 dB and mute for the first stage and 0 to -79 dB and mute for the last one. Both control blocks have a step resolution of 1 dB.

This very high resolution allows the implementation of systems free from any noisy acoustical effect.

The TDA7439 audio processor provides 3 bands of tone control (bass, mid-range and treble).

3.1 Tone control

3.1.1 Bass, mid-range stages

The bass and the mid-range cells have the same structure.

However, the bass cell has an internal resistor R_B of typically 4 \cdot k Ω whilst the mid-range cell has an internal resistor R_M of typically 25 k Ω .

Several filter types can be implemented by connecting external components to the bass/mid IN and OUT pins.

Typical responses are shown in Figure 3, Figure 9 and Figure 11.

Figure 4. Bass/mid-range filter implementation




Figure 4. refers to the basic T-type band-pass filter. Starting from the filter component values (R1 (internal) and R2, C1, C2 (external)) then the centre frequency f_C, the gain Av at maximum boost and the filter Q factor are computed as follows:

$$f_C = \frac{1}{2 \cdot \pi \cdot \sqrt{R1 \cdot R2 \cdot C1 \cdot C2}}$$

$$A_{V} = \frac{R2C2 + R2C1 + RiC1}{R2C1 + R2C2}$$

$$Q = \frac{\sqrt{R1 \cdot R2 \cdot C1 \cdot C2}}{R2C1 + R2C2}$$

Transposing and solving for the external component values we get:

$$C1 = \frac{A_V - 1}{2 \cdot \pi \cdot Fc \cdot Ri \cdot Q}$$

$$C2 = \frac{Q^2 \cdot C1}{A_V - 1 - Q^2}$$

$$R2 = \frac{A_V - 1 - Q^2}{2 \cdot \pi \cdot C1 \cdot Fc \cdot (A_V - 1) \cdot Q}$$

3.1.2 Treble stage

The treble stage is a high-pass filter whose time constant is fixed by an internal resistor (25 k Ω typically) and an external capacitor connected between treble pins ard ground.

Typical responses are shown in Figure 10 and Figure 11.

3.2 Pin CREF

The suggested value of 10 μ F for the reference cape size (C_{REF}), connected to pin CREF, can be reduced to 4.7 μ F if the application requires laster power-on.

3.3 Electrical characteristics

Figure 5. THD vs frequency




Figure 6. THD vs R_{LOAD}




Figure 7. Channel separation vs frequency




Figure 8. Bass filter response




Figure 9. Mid-range filter response




Figure 10. Treble filter response





Figure 11. Typica! tone response



TDA7439 I²C bus interface

4 I²C bus interface

Data transmission from the microprocessor to the TDA7439 and vice versa takes place through the 2-wire I²C bus interface. This consists of the data and clock lines, SDA and SCL. Pull-up resistors to the positive supply voltage must be used (there are no internal pull-ups).

4.1 Data validity

The data on the SDA line must be stable during the high period of the clock as shown in *Figure 12*. SDA is allowed to change only when SCL is low.

4.2 Start and stop conditions

As shown in *Figure 13* a start condition is a high to low transition of SD/, while SCL is high. The stop condition is a low to high transition of SDA while SCL is high.

4.3 Byte format

Every byte transferred on the SDA line must contain a pits. The MSB is transferred first. There is also provision for an acknowledge bit to follow each byte to indicate that the data has been received.

4.4 Acknowledge

The master (μ P) puts a recisive high level on SDA during the acknowledge clock pulse (see *Figure 14*). The recipieral (audio processor) that acknowledges has to pull down (low) the SDA line during this clock pulse.

The audio processor which has been addressed has to generate an acknowledge after the recordion of each byte, otherwise the SDA line remains at the high level during the ninth order to abort the transfer.

4.5 Transmission without acknowledge

Suppressing the audio processor acknowledge detection enables the μP to use a simpler transmission: it simply waits for one clock, without checking the slave acknowledging, and then sends the new data.

This approach has, of course, less protection from transmission errors.

I²C bus interface TDA7439

Figure 12. Timing diagram of the data on the I²C bus




Figure 13. Timing diagram of the start/stop





Figure 14. Timing diagram of the acknowledge




4.6 Interface protocol

The interface protocol comprises:

- a start condition (S)
- a chip-address byte, containing the TDA7439 address
- a sub-address byte including an auto address-increment bit
- a sequence of data bytes (N bytes + acknowledge)
- a stop condition (P).

Figure 15. SDA addressing and data




5 I²C bus transmission examples

5.1 No address incrementing

The TDA7439 receives a start condition followed by the correct chip address, then a sub address with the bit B=0 (for no address increment), then the data bytes to be sent to the sub address and finally a stop condition.

Figure 16. SDA addressing and data for B = 0



5.2 Address incrementing

The TDA7439 receives a start condition followed by the correct chip address, then a sub address with the B = 1 for address incrementing; no viris in a loop condition with an automatic increase of the sub address up to D[?:0] = 0x7. That is, the data for sub addresses from D[3:0] = 1000 (binary) to 1111 are ignored.

In *Figure 17* below, DATA1 is directed to the sub address sent (that is, D[3:0]), DATA2 is directed to the sub address incremented by 1 (that is, 1 + D[3:0]) and so forth until a stop condition is received to terminate the transmission.

Figure 17. SDA addressing and data for B = 1




Table 6. Power-on-reset conditions

Parameter	POR value
Input selection	IN2
Input gain	28 dB
Volume	MUTE
Bass	0 dB
Mid-range	2 dB
Treble	2 dB
Speaker	MUTE

6 I²C bus addresses and data

6.1 Chip address byte

The TDA7439 chip address is 0x88.

6.2 Sub-address byte

The function is selected by the 4-bit sub address as given in *Table 7*. The three MSBs are not used and bit D4 selects address incrementing (B = 1) or single data byte (B = 0).

Table 7. Function selection: sub-address byte

MSB				LSB	Function			
D7	D6	D5	D4	D3	D2	D1	D0	Funativi
Х	Х	Х	В	0	0	0	0	ไทยน์ selector
Х	Х	Х	В	0	0	0	10	In put gain
Х	Х	Х	В	0	0	1	200	Volume
Х	Х	Х	В	0	0	1	1	Bass gain
Х	Х	Х	В	0		0	0	Mid-range gain
Х	Х	Х	В	0		0	1	Treble gain
Х	Х	Х	В	0	1	1	0	Speaker attenuation, R
Х	Х	Х	13	0	1	1	1	Speaker attenuation, L

6.3 Data bytes

The function value is changed by the data byte as given in the following tables, *Table 8* to *Table 14*.

In the tables of input gain, volume and attenuation, not all values are shown. A desired intermediate value is obtained by setting the three LSBs to the appropriate value.

Table 8. Input selector value (sub address 0x0)

MSB					Input multiployer					
D7	D6	D5	D4	D3	D2	D1	D0	Input multiplexer		
Х	Х	Х	Х	Х	Х	0	0	IN4		
Х	Х	Х	Х	Х	Х	0	1	IN3		
Х	Х	Х	Х	Х	Х	1	0	IN2		
Х	Х	Х	Х	Х	Х	1	1	IN1		

Input gain value (sub address 0x1) Table 9.

MSB							LSB	Input gain
D7	D6	D5	D4	D3	D2	D1	D0	2-dB steps
Х	Х	Х	Х	0	0	0	0	0 dB
Х	Х	Х	Х	0	0	0	1	2 dB
Х	Х	Х	Х	0	0	1	0	4 dB
Х	Х	Х	Х	0	0	1	1	6 dB
Х	Χ	Х	Х	0	1	0	0	8 dB
Х	Х	Х	Х	0	1	0	1	10 dB
Х	Х	Х	Х	0	1	1	0	12 dB
Х	Χ	Х	Х	0	1	1	1	14 ıB
Х	Χ	Х	Х	1	0	0	0	i e dB
Х	Х	Х	Х	1	0	0	1	18 dB
Х	Х	Х	Х	1	0	1	0	20 dB
Χ	Χ	Х	Х	1	0	1	340	22 dB
Х	Х	Х	Х	1	1	ô	0	24 dB
Х	Х	Х	Х	1	1	50	1	26 dB
Х	Х	Х	Х	1	\bigcirc	1	0	28 dB
Х	Х	Х	Х	1	1	1	1	30 dB

Volume va'ue (cub address 0x2) Table 10.

	MSB		41)	200				LSB	Volume	
	D7	D6	ე5	D4	D3	D2	D1	D0	1-dB steps	
	X	0	0	0	0	0	0	0	0 dB	
	X	0	0	0	0	0	0	1	-1 dB	
	X	0	0	0	0	0	1	0	-2 dB	
Obsole	Х	0	0	0	0	0	1	1	-3 dB	abs(x)
Oh	Х	0	0	0	0	1	0	0	-4 dB	
	Х	0	0	0	0	1	0	1	-5 dB	
	Х	0	0	0	0	1	1	0	-6 dB	
	Х	0	0	0	0	1	1	1	-7 dB	
	Х	0	0	0	1	0	0	0	-8 dB	
	Х	0	0	1	0	0	0	0	-16 dB	
	Х	0	0	1	1	0	0	0	-24 dB	
	Х	0	1	0	0	0	0	0	-32 dB	
	Х	0	1	0	1	0	0	0	-40 dB	
	Х	Х	1	1	1	Х	Χ	Х	MUTE	

Table 11. Bass gain value (sub address 0x3)

MSB							LSB	Bass gain	
D7	D6	D5	D4	D3	D2	D1	D0	2-dB steps	
Х	Х	Х	Х	0	0	0	0	-14 dB	
Х	Х	Х	Х	0	0	0	1	-12 dB	
Х	Х	Х	Х	0	0	1	0	-10 dB	: 0
Х	Х	Х	Х	0	0	1	1	-8 dB	if x<=0 7-abs(x/2)
Х	Х	Х	Х	0	1	0	0	-6 dB	else
Х	Х	Х	Х	0	1	0	1	-4 dB	15-x/2
Х	Х	Х	Х	0	1	1	0	-2 dB	
Х	Х	Х	Х	Х	1	1	1	0 C.R	
Х	Х	Х	Х	1	1	1	0	? uB	
Х	Х	Х	Х	1	1	0	1	4 dB	
Х	Х	Х	Х	1	1	0	0	6 dB	
Х	Х	Х	Х	1	0	1	340	8 dB	
Х	Х	Х	Х	1	0	Î	0	10 dB	
Х	Х	Х	Х	1	3	50	1	12 dB	
Х	Х	Х	Х	1		0	0	14 dB	

Table 12. Mid-range gain value (sub address 0x4)

	MSB			11:	7			LSB	Mid-range gain
	D7	D6	£'5	D4	D3	D2	D1	D0	2-dB steps
	Х	Х	×	Χ	0	0	0	0	-14 dB
	X	х	Х	Х	0	0	0	1	-12 dB
	X	X	Х	Х	0	0	1	0	-10 dB
	X	Х	Х	Х	0	0	1	1	-8 dB
0/050°	Х	Х	Х	Х	0	1	0	0	-6 dB
Oh	Х	Х	Х	Х	0	1	0	1	-4 dB
	Х	Х	Х	Х	0	1	1	0	-2 dB
	Х	Х	Х	Х	Х	1	1	1	0 dB
	Х	Х	Х	Х	1	1	1	0	2 dB
	Х	Х	Х	Х	1	1	0	1	4 dB
	Х	Х	Х	Х	1	1	0	0	6 dB
	Х	Х	Х	Х	1	0	1	1	8 dB
	Х	Х	Х	Х	1	0	1	0	10 dB
	Х	Х	Х	Х	1	0	0	1	12 dB
	Х	Х	Х	Х	1	0	0	0	14 dB

Table 13. Treble gain value (sub address 0x5)

MSB							LSB	Treble gain
D7	D6	D5	D4	D3	D2	D1	D0	2-dB steps
Х	Х	Х	Х	0	0	0	0	-14 dB
Х	Х	Х	Х	0	0	0	1	-12 dB
Х	Х	Х	Х	0	0	1	0	-10 dB
Х	Х	Х	Х	0	0	1	1	-8 dB
Х	Х	Х	Х	0	1	0	0	-6 dB
Х	Х	Х	Х	0	1	0	1	-4 dB
Х	Х	Х	Х	0	1	1	0	-2d B
Х	Х	Х	Х	Х	1	1	1	0 с'В
Х	Х	Х	Х	1	1	1	0	2 ′aB
Х	Х	Х	Х	1	1	0	1	4 dB
Х	Х	Х	Х	1	1	0	0	6 dB
Х	Х	Х	Х	1	0	1	760	8 dB
Х	Х	Х	Х	1	0	ń	0	10 dB
Х	Х	Х	Х	1	3	0	1	12 dB
Х	Х	Х	Х	1		0	0	14 dB

Table 14. Speaker attenuation value (sub address 0x6, 0x7)

	MSB			-11-) 1			LSB	Speaker attenuation
	D7	D6	C 5	D4	D3	D2	D1	D0	1-dB steps
	Х	0	0	0	0	0	0	0	0 dB
	X	0	0	0	0	0	0	1	1 dB
	X	0	0	0	0	0	1	0	2 dB
	X	0	0	0	0	0	1	1	3 dB
0/050/10	Х	0	0	0	0	1	0	0	4 dB
Ob	Х	0	0	0	0	1	0	1	5 dB
	Х	0	0	0	0	1	1	0	6 dB
	Х	0	0	0	0	1	1	1	7 dB
	Х	0	0	0	1	0	0	0	8 dB
	Х	0	0	1	0	0	0	0	16 dB
	Х	0	0	1	1	0	0	0	24 dB
	Х	0	1	0	0	0	0	0	32 dB
	Х	0	1	0	1	0	0	0	40 dB
	Х	0	1	1	0	0	0	0	48 dB
	Х	0	1	1	1	0	0	0	56 dB

abs(x) mute=0xff

4

Table 14. Speaker attenuation value (sub address 0x6, 0x7) (continued)

MSB							LSB	Speaker attenuation
D7	D6	D5	D4	D3	D2	D1	D0	1-dB steps
Х	1	0	0	0	0	0	0	64 dB
Х	1	0	0	1	0	0	0	72 dB
Х	1	1	1	1	Х	Х	Х	MUTE

Obsolete Product(s). Obsolete Product(s)

7 Chip input/output circuits

Figure 18. Pin 2




Figure 19. Pins 5, 6





Figure 20. Pins 7, 8, 9, 10, 11, 12, 13, 14 Figure 21. Pinc 15, 17






Figure 22 Pins 20, 25




Figure 23. Pins 19, 26




Figure 24. Pins 21, 23




Figure 25. Pins 22, 24




Figure 26. Pins 27, 28




Figure 27. Pin 30




Figure 28. Pin 1





Figure 29. Pins 16, 18




TDA7439 Package information


8 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

ECOPACK specifications are available at: www.st.com.

DIM.		mm			inch	
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			5.08			0.20
A1	0.51			0.020		
A2	3.05	3.81	4.57	0.12	0.15	0.18
В	0.36	0.46	0.56	0.014	0.018	0.022
B1	0.76	0.99	1.40	0.030	0.039	0.055
С	0.20	0.25	0.36	0.008	0.01	0.014
D	27.43	27.94	28.45	1.08	1.10	1.12
E	10.16	10.41	11.05	0.400	0.410	0.435
E1	8.38	8.64	9.40	0.330	0.340	33.70
е		1.778			0.07	
e1		10.16			0.400	
L	2.54	3.30	3. 31	0 10	0.13	0.15
М		0	°(m.:),	i5°(max	.)	
S	0.21			0.012		





577

Revision history TDA7439

9 Revision history

Table 15. Document revision history

Date
Jan-2004
Jun-2004
21-Mar-2008
21-Mar-2008

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidie rics (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and servines described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 'ig nto 's granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warrancy covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF CANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WALTING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WALTANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROFERMY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE "SED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST | reducts with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

