OCTane - Applying software quality-measures to bare-metal firmware

Florian Hinterleitner



MASTERARBEIT

eingereicht am
Fachhochschul-Masterstudiengang
embedded systems design
in Hagenberg

im Juni 2022

Advisor:

Langer, Rankl, Zorin

\bigcirc	Convright	2022	Florian	Hinterleitner
\bigcirc	Copyright	2022	Fiorian	Hinterleitner

This work is published under the conditions of the Creative Commons License Attribution-NonCommercial-NoDerivatives~4.0~International~(CC~BY-NC-ND~4.0)—see https://creativecommons.org/licenses/by-nc-nd/4.0/.

Declaration

I hereby declare and confirm that this thesis is entirely the result of my own original work. Where other sources of information have been used, they have been indicated as such and properly acknowledged. I further declare that this or similar work has not been submitted for credit elsewhere. This printed copy is identical to the submitted electronic version.

Hagenberg, June 15, 2022

Florian Hinterleitner

Contents

De	eclaration		iv	
Αŀ	ostrac	:t		vii
Κı	urzfas	sung		viii
1	1.1 1.2 1.3 1.4	Galvar		1 1 2 3
2	Fund 2.1 2.2	Motiva Termin 2.2.1 2.2.2 2.2.3 2.2.4 2.2.5 2.2.6 2.2.7 2.2.8 2.2.9 2.2.10	als - code quality and real-time ation	6 8 8 9 9 9 9 10 10 10 10
	2.3	2.3.1 2.3.2 2.3.3	on-oriented testing	11 11 12 13 13 14
3	Requ	uiremer	nts	16

Contents

4 Implementation			ation	17
		4.0.1	Concept	17
	4.1	Hardw	ware	18
		4.1.1	STM32F4	18
		4.1.2	Wandler, Level-Shifter, HighSider	18
	4.2	Softwa	are tools	18
		4.2.1	CubeIDE	18
		4.2.2	gcov	18
		4.2.3	valgrind	18
		4.2.4	wavedrom	18
		4.2.5	WireShark/USBPcap	18
		4.2.6	gitlab	18
		4.2.7	runner	18
		4.2.8	HIL-Setup	18
	4.3	Firmw	ware-Requirements	18
		4.3.1	FW-REQ	18
		4.3.2	load-hypothesis, fault-hypothesis	18
		4.3.3	Traceability-Matrix	18
		4.3.4	TCs	19
		4.3.5	Unit-Tests	19
		4.3.6	Module-Tests	19
		4.3.7	Integration-Tests	19
		4.3.8	Load/Fault Tests	19
5	Mea	sureme	ents	20
•	5.1		Debug-Unit und Opto-Detektoren	20
6	Resu	ults		21
	6.1	Test-F	Res	21
	6.2	Covera	rages	21
	6.3	Reviev	w-remakrs	21
	6.4	Gavlo-	-Performance	21
	6.5	Projec	ct-status	21
	6.6			21
7	Con	clusion	1	22
Α	Sup	plemen	ntary Materials	23
			Files	23
	A.2	Media	a Files	23
			eviations and Acronyms	24
Re	eferen	ices		25
		ratura		25

Abstract

The company RECENDT GmbH is an Austrian, non-university research institute specialized in non-destructive testing. Among the researched and developed technologies are OCT-systems (optical coherence tomography), for which, as part of this master thesis, a part of the controlling system will be designed. For 2-dimensional measurement with OCT-systems, galvanometer-scanners are employed in an x/y-mode. These are highly-dynamical rotational drives for optical application with up to 20° of angle for forward and back-rotation at rates up to 1kHz. Carrying mirrors, that are rotating along, these galvanometer-scanners can manipulate an optical path, typically from a focused coherent light-source, in 2 dimensions and therefore allow to scan whole surfaces with OCT-systems.

The chosen scanner-models require control signals to create scanning areas, usually rectangular form. Therefore, two synchronous ramp signals, a slow and a fast one are necessary. The task at hand is now, to program an existing microcontroller-hardware to form a two-channel arbitrary signal generator, called OCTane. This contains firmware modules to access digital-analogue-converters, trigger-units, for correct timing and synchronisation. Furthermore USB-connectivity in a SCPI-style fashion has to be implemented, as the control of the unit shall be provided via USB.

Well established measures of quality for software development allow insightful analysis of the inspected software. These measures, for the bigger part, rely on an underlying operating system, and the inspected software to be compiled on the host-system or an equivalent one. To gain similar insight to cross-compiled bare-metal firmware, the application of mentioned quality-measures shall be researched. Obstacles are to expected from the necessary cross-compilation and the absence of an underlying operating-system.

Kurzfassung

Die Firma RECENDT GmbH entwickelt und baut OCT-Systeme (optical coherence tomography), für die im Rahmen dieser Masterarbeit ein Teil der Steuerung entworfen werden soll. Zur 2-dimensionalen Messung mit OCT-Systemen kommen Galvanometer-Scanner im X/Y-Betrieb zum Einsatz. Das sind hochdynamische Drehantriebe für optische Anwendungen, die mit einer Rate von rund 1kHz etwa 20° vor- und rückwärts rotieren können. Sie tragen mitrotierende Spiegel um den optischen Pfad in 2 Dimensionen auszulenken und somit flächige Scans zu ermöglichen.

Die ausgewählten Galvanometer-Scanner benötigen Steuersignale zur Erzeugung der Scan-Muster. Typischerweise sind dies zwei synchrone Rampen-Signale, eines schnell, eines langsam. Aufgabe ist es nun, auf bestehender Mikrocontroller-Hardware einen 2-kanaligen arbiträren Signalgenerator, namens OCTane zu programmieren. Dieser soll sowohl Rampen-Signale als auch arbiträr gewählte Signalformen erzeugen können. Dies beinhaltet FW-Module für die Digital-Analog-Wandler, Trigger-Einheit für das Timing sowie Synchronisation der Kanäle. Weiters ist die USB-Kommunikation per SCPI-Protokoll zu programmieren. Die Anbindung an eine übergeordnete Steuerung des OCT-Systems erfolgt per USB.

Etablierte Qualitätsmaße der Software-Entwicklung erlauben tiefe Einblicke in die untersuchte Software. Diese Maße stützen sich, großteils, auf ein unterliegendes Betriebssystem, sowie die Tatsache, daß die untersuchte Software auf dem Zielsystem oder einem Äquivalenten kompiliert wird. Um ähnlich tiefgreifenden Aufschluss über cross-kompilierte bare-metal Firmware zu erhalten, soll die Anwendbarkeit erwähnter Qualitätsmaße untersucht werden. Als hinderlich dabei ist zu erwarten, daß Firmware generell cross-kompiliert werden muss und eventuell kein unterstützendes Betriebssystem enthält.

Introduction

1.1 Motivation

The RECENDT GmbH is an Austrian, non-university research institute specialized in non-destructive testing. It researches, develops and produces, among other technology areas, measurement systems employing optical coherence tomography. A key element of such OCT-systems are galvanometer-scanners. These allow for investigation of areas, instead of only point-wise measurements, by manipulating a laser-beam. This manipulation again, has to be controlled via two separate steering-voltages, one for manipulation in x-, the other in y-axis. An existing microcontroller-board, providing two sufficiently precise and fast analogue outputs, is to be programmed. This will result in the 'OCTane', a signal-generator for mentioned steering-voltages, controllable via USB. The resulting firmware shall also incorporate a HAL (hardware abstraction layer), utilizing several other functionalities, the microcontroller has to offer. Optionally, adapted signals for the steering voltages shall be investigated to allow linear control over galvanometer-scanners in higher frequency ranges.

1.2 Optical coherence tomography

Optical coherence tomography (OCT) is an imaging method for the analysis of transparent and semi-transparent materials. It shows similarities to the measurement processes via ultrasound or radar. The sample to be measured is subjected to an electromagnetic wave, the resulting 'echoes' are analysed with regard to their times of flight, as well as their intensity. From these run-times, the geometric structure is determined, including the layer structure of the sample and also the maximum penetration depth of the applied wave. This creates a single point 1D-measurement, with that one dimension being the depth direction of the sample. This electromagnetic wave is generated by a coherent broadband light source in the visible, up to the near infrared spectrum. Coherent means, that several wave-bundles of a light source must have a fixed phase relationship to each other. This is necessary to obtain stable interference patterns. For the detection of the echoes, however, conventional photodetectors or cameras do not suffice, on the one hand due to the propagation speed of light, on the other hand due to the low reflected light intensities. Therefore, interferometry is used to detect the back

reflected light. In interferometry, a laser beam is split into two waves. One wave is sent on an optical reference path of known length, the other to the surface of the sample. The reflections, the returning waves are superimposed and, depending on the nature of the sample material, result in constructive or destructive interference. This interference can be detected using a photodetector, or a spectrometer and used for further processing. A single point measurement and its depth information about the material under test is called an A-scan. Aggregation of A-scans along a line (x-direction) across the sample material, forms a B-scan. Aggregation of B-scans along a line in the y-direction result in a volume scan, i.e. a spatial, three-dimensional image of the sample material. Relevant parameters of OCT systems are the penetration depth, the axial and lateral measurement range, axial and lateral resolution and the measurement speed. While the penetration depth of ultrasound typically reaches a few centimetres and a resolution in the millimetre range, OCT allows only to look a few millimetres below the surface, but with micrometer resolutions. Measurable areas, or field-of-view, in ultrasound is in the order of centimetres, with OCT in the order of millimetres, achievable speed al results from A-scan rates up to 100kHz. The term 'optical coherence tomography' results on the one hand from the coherent light source. The other two parts of the name, 'tomos' means slice or section, and 'graphein' stand for writing or drawing, and both come from Greek. They reflect that the resulting image is assembled from individual slices or sectional images. The manipulation of the light beam along the mentioned lines takes place with rotatably mounted mirrors, one for the x- one for the y- direction. The faster this rotation is possible, the faster OCT-images can be created. One widespread technical realization, allowing very fast rotation of the mirrors called a galvanometer-mirror or -scanner.

1.3 Galvanometer-Scanners

Galvanometer scanners (colloquial: galvos) are highly dynamic opto-mechanical components, based on the classic galvanometer according to Hans Christian Oersted: A rotatable, magnetizable object, e.g. a magnetic needle, that will be deflected from its position in the proximity of a current-carrying conductor. The low sensitivity of the effect on the current is improved by a high number of windings of the electric conductor around the deflectable object, creating an electrical inductance, a coil. The non-linear connection between current and deflection angle can be linearized to a first-order approximation, by placing the coil between a rigidly positioned iron-cylinder inside and a permanent-magnet, which is arranged outside the coil [1]. If this classic galvanometer is equipped with a mirror as a rotatable object, optical paths, specifically: the beampath of a point light source, can be manipulated in one space dimension. Feasible for technical applications is, that this manipulation can be controlled reasonably linear by the current or voltage at the galvo coil. With the galvanometer-scanner employed for this master-thesis, power-electronics for the conversion of control signals to the required coil-currents and -voltages were already included. Therefore, furthermore, only 'control signals' will be discussed, instead of currents and voltages. A combination of two galvanometer scanners in a suitable geometric arrangement, irradiated with a point laser, allows to manipulate this point in two dimensions. Such an arrangement is shown in fig. 1.1. At sufficient speed, at which the laser point is deflected, 2-dimensional contours

can be projected, resulting in a 'stationary' image for the human eye. It shall be noted, that only closed geometric figures are possible, as long as the light source itself cannot be turned off. These components are commercially available as laser scanner and used for light effects at music events, art installations and in discotheques. Applied to OCT-systems, on the other hand, galvanometer scanners are used to expand the measurement area from a single point of interest. Scanning mentioned coherent light over an area of the examined sample, allows for three dimensional analysis of the sample. If a dedicated x- and a y-galvo are to be steered with a slow and a fast ramp, respectively, it results in a rectangular illumination of the sample, the preferred pattern for OCT-systems. This way, raster scanning can be applied to samples.




Figure 1.1: DetailGalvoOn

1.4 Control of Galvanometer-Scanners

Commercially available galvanometer scanners usually allow control in the form of analogue voltage inputs with a range of \pm 10volts. The angle of the rotated mirror follows that control-voltage in a linear manner for sufficiently low frequencies. The signal-forms to result in the rectangular scan-grids, as described in the previous section, are depicted in fig. 1.4. To achieve these signals, a microcontroller-board was designed, including 16-bit analogue outputs, USB-connectivity and coaxial trigger outputs, among




Figure 1.2: DutTop02

other features. To utilise these features and form an arbitrary signal generator for mentioned ramp-signals, a firmware is necessary. This should be done in a fashion employing quality-assurance during the implementation-process, as well as the verification-phase of the firmware and its supporting hardware. Aside from signal-generation and USB-connectivity, additional features are desirable, such as user-controllable relays, utilisation of watchdog-timer, UART-, I2C- and SPI-ports as well as analogue inputs. The combination of hard- and firmware will be called OCTane. Fig. 1.3 demonstrates the involvement of an OCTane into an OCT-system.

This leads to the scientific problem at hand:

How can measures of quality be applied to a bare-metal firmware?




Figure 1.3: Integration of an OCTane




Figure 1.4: GalvoRamps01

Fundamentals - code quality and real-time

2.1 Motivation

As the areas of applications for microcontrollers, as well as the complexity of their software continues to grow, also the demands towards correct and reliable function of those systems, increase accordingly. This causes the efforts, put into software-development, to usually surpass efforts for the corresponding hardware. As the software's lifespan also surpasses that of the hardware, these efforts becomes a sensible investment. On the other hand, to obtain the most value from that software-product, it has to fulfil certain quality measures. Neglecting these quality aspects would lead to an unjustifiable amount of work necessary for maintenance, when the product is already in service. Investigating the dynamics of software development efforts leads to the result, that, the later in a project lifecycle, changes become necessary, the higher the expenses. More detailed expressed, errors are induced in the implementation, persist unnoticed through testing and verification. Finally, this errors appear as faults in operation at the customer site. Furthermore, if the project suffers from lazy documentation, insufficient structure, identifying these errors and correcting them becomes consuming in time, cost and resources. This phenomenon is further escalated with the increasing complexity of nowadays software. An even worse phenomenon can arise: Insufficient understanding of a faulty piece of software at hand, can lead to introducing even more errors with additional code, that is actually intended to fix a bug. Especially when poor structuring masks hidden dependencies between modules. A general rule of thumb is: The earlier an error originates, for example in the phase of gathering requirements, the more extensive changes are necessary, later on. In other words: The earlier an error is induced and the later it is discovered, the more expensive are its consequences. Achieving a sufficient quality level from the beginning of the project, can significantly reduce a waste of money, hours and enthusiasm on unnecessary maintenance and also substantially reduce the customers disapproval.

But these problems have suitable solutions at hand. It is not compulsive to plunge money, hours and employee motivation on unnecessary maintenance. Employing the right methods, implemented software can become reliable, easy to change, inexpensive to maintain and allow a more intuitive understanding. Distinguishable into two categories, these methods are either analytical or constructive. Best practice is to employ a circular combination of constructive and analytical methods. Constructive means alone can assist in preventing errors in the intended product, but not guarantee their absence. Analytical means are capable of demonstrating the absence of errors, but not their prevention, so a large amount of preventable errors might emerge, when only analytical means are put to use. The combined use advisable would be, to employ constructive methods during every phase of a development project, and assessing the intermediate results with analytical methods by the end of each phase. This process is called the 'principle of integrated quality assurance' [3]. If these intermediate results do not meet the arranged quality criteria, the current state of the project is not passed on to the next phase, but the current phase has to be extended. This implies, that the current state of the product requires further development, until all necessary criteria are met. This phase- and quality driven conduct, supports the development team in detection of errors at an early point and their removal at reasonable effort. Ideally all errors induced in a development phase are detected and eliminated by the end of the same phase. This should further help in minimizing the number of errors in a product over several phases.

The described process makes it evident, that testing only a finished product is no sufficient way of ensuring high quality. Already the first intermediate result has to be investigated for deviations from the quality goals and measures have to taken for correction at an early stage. Also an integration of constructive and analytical quality measures is required. While constructive methods are advised during the implementation activities of a phase, it should be followed by the corresponding analysis.

A key factor in ensuring the intended quality lies in the early definition of these quality goals. It constitutes not of defining the requirements, but the specification of the desired quality features. This has to happen even before the phase of requirement-definition, as the requirements themself are affected by aforementioned quality goals. On the other hand, testing results against quality features is also of central importance. The typical approach of every developer is, to call a written program with a few sets of inputs and observe the program for expected, or divergent behaviour. This already constitutes for an informal dynamic test. Inspecting the code after, implementing it, for structural errors is the informal equivalent of a static analysis. As these informal methods are widespread among programmers, employing formal processes of testing is rather disregarded among programmers, as well as the knowledge about their effectiveness. Ideally, testing is aimed at generating reproducible results, while following well defined procedures.

While hardware quality assurance often results in quantitative results, same is not the case for software, at least not to the same extent as for hardware. But processes exist for both worlds, to ensure systematic development, as well as quality assurance. Developers of systems integrating both hardware and software have to be aware of their differences. Also, strictly separating the quality measures for software and hardware is not an advisable way to go. The quality properties have to be specified and verified for the complete system and not just its separate modules. The test results of individual modules, usually, can not be superimposed, but the correct behaviour of the whole system has to be demonstrated. Therefore, the deviating aspects of hardware and software quality assurance have to be regarded.

2.2 Terminology and definitions of terms

To clarify regularly used terms, here are definitions in accordance with either [2] or [3]

2.2.1 Quality, quality requirements, quality features, quality measures

- Quality, according to the standard 'DIN 55350 Concepts for quality management', is defined as: The ability of a unit, or device, to fulfil defined and derived quality requirements.
- Quality requirements describe the aggregate of all single requirements regarding a unit or device.
- Quality features describe concrete properties of a unit or device, relevant for the definition and assessment of the quality. While it does not make quantitative statements, or allowed values of a property, so to say, it very well may have a hierarchical structure: One quality feature, being composed of several detailed sub-features. A differentiation into functional and non-functional features is advised. Also features may have different importance for the customer and the manufacturer. Overarching all these aspects, features may interfere with each other in an opposing manner. As a consequence, maximizing the overall level of quality, regarding every aspect, is not a feasible goal. The sensible goal is to find a trade-off between interfering features, and achieve a sufficient level of quality for all relevant aspects. Typical features, regarding software development include: Safety, security, reliability, dependability, availability, robustness, efficiency regarding memory and runtime, adaptability portability, and testability.
- Quality measures define the quantitative aspects of a quality feature. These are measures, that allow conclusions to be drawn about the characteristics of certain quality features. For example, the MTTF (mean time to failure), is a widespread measure for reliability.



Figure 2.1: Causal chain

2.2.2 Error, failure, fault

- Error, the root cause of a device or unit to fail, may originate from operation outside the specification, or from human mistakes in the design.
- Failure, or defect is the incorrect internal state of a unit, and is the result of an error. It exists either on the hard- or software-side and is the cause of a fault, but not necessarily.
- Fault is the incorrect behaviour of the unit, or it's complete cease of service, observable by the user. It is caused by a failure.
- These definitions are in accordance with [3] and [2] and have causal dependencies, depicted in Fig. 2.1.
- While an error can be classified by its persistence, being permanent or transient, failures and faults are classified more detailed into consistent/inconsistent, permanent/transient and benign/malign, among other categories.

2.2.3 Correctness

Correctness is the binary feature of a unit or device, loosely described as 'the absence of failures'. A more specific description would be, that a correct software operates consistent to its specification. This implies, that no conclusion about correctness is possible, without an existing specification.

2.2.4 Completeness

Completeness describes, that all functionalities, given in the specification are implemented. This includes normal intended operation, as well as the handling of error-states. It is a necessary, but not a sufficient criterion for correctness.

2.2.5 Testability

Testability describes the property of a unit, to include functionality dedicated only to facilitate the verification of said unit. Supporting concepts include the

- Partitioning of the whole unit into modules, that are testable in isolation. These modules should have little to no side-effects with each other.
- A dedicated debug-unit, making the actual state of the unit observable from outside further assists Testability.
- Another concept is, to specify only as much input space as is necessary, resulting in fewer necessary test-cases to ensure a high coverage.

The aggregate of these concepts is called **design-for-testability**. Generally, time-triggered units support testability to a higher degree, than event-triggered systems.

2.2.6 Safety and security

• Safety means, that a unit is fit for its intended purpose and provides reliable operation within a specified load- and fault-hypothesis.

• **Security**, though, is the resistance of unit against malicious and deliberate misusage.

2.2.7 Reliability

Reliability is a dynamic property, giving the probability, that a unit is operational after given time \mathbf{t} .

Reliability ...
$$R(t) = e^{-\lambda(t-t_o)}$$
 failure rate ...
$$\lambda = \frac{1}{MTTF}$$

An exponential function, decaying from 100% at time = t0, where a unit was known to be operating. λ is the failure rate with dimension 'failures/h'

2.2.8 Maintainability

Maintainability is the probability, that a system is repaired and functioning again within a given time after a failure. Note that this includes also the time required to detect the error. A quantified measure for it is the mean-time-to-repair (MTTR).

2.2.9 Availability

Availability combines reliability and maintainability into a measure, giving the percentage of time, a unit is operational, providing full functionality.

Availability ...
$$A = \frac{MTTF}{MTTF + MTTR}$$

It is apparent, that a low time-to-repair and a high time-to-failure leads to high availability.

2.2.10 Robustness

Robustness is actually a property of the specification and requirements. While correctness rates, how far the implemented software complies with the specification, it correct software still might fail in critical situations, that are not covered in the specification. Therefore, to achieve robustness, the specifications have to be examined and ensured, that all critical situations are covered and the expected behaviour of the device under these conditions is defined.

2.2.11 Dependability

Dependability finally, is composed of sufficiently fulfilled levels of

- Reliability
- Availability
- Maintainability
- Safety

...assembled into the common acronym R.A.M.S.

2.3 Function-oriented testing

This chapter establishes methods to design test-cases, to verify a given piece of software against its specification. The first method, named 'equivalence partitioning', assists in reducing all possible inputs to an examined unit, down to a sufficient set of inputs, while the second method 'state based testing' aims to sufficiently cover code, whose behaviour relies heavily on its own condition and history. Both are best suited in a white-box scenario, that means, that the inner structure of the examined software must be known to the tester, for example in form of the not compiled source-code. Equivalence class partitioning might be employed in a black-box scenario, where only a specification is present, but the consequential flaws of such an approach will become apparent in the following chapter.

2.3.1 Equivalence class partitioning

This method is applied most beneficial on a unit- or module level testing. The inputand output spaces of various functions might allow an extreme amount of values, testing
them all would lead to unacceptable amount of test-cases and would prevent their
execution in a feasible time. Then again, many of those possible inputs would take the
same paths through the examined module, in other words, excite the module to the same
behaviour. Such a sub-set of inputs forms a common class, a so called 'equivalent class',
that can ideally by represented by one input and therefore one test-case. A distinction of
cases inside a module would form separate paths for the information to take, therefore
form different behaviours of the module itself. Each of those distinctions call for a
separate equivalence class and their own test-case. The aggregate of test-cases to cover
all possible paths through a unit, or to trigger all possible kinds of behaviour of a unit,
form a sufficient set for function-oriented testing. This method, that applies the ancient
concept of 'divide and conquer', partitions a unit into low levels of complexity, that can
be represented by one single equivalent test-case, thus giving it the name 'equivalence
partitioning'.

Equivalence classes should initially be derived from the software's specification and can be distinguished into input- and output-classes. While forming a specific output-class it shall be noted, that an according choice of input values has to be defined, presumably exciting the tested unit to the desired or specified output values.

An equivalence class, representing valid input or output values is hence called 'valid equivalence class'. For input or output values, that are specified as invalid, or not specified at all, according 'valid equivalence classes' must be formed as well, to test a units capability in handling those exceptional situations and possibly reveal errors inside a unit. This differentiation in types of test-classes is illustrated in Tab. 2.1.

	port-wise		
validity-wise	valid input class	valid output class	
validity-wise	invalid input class	invalid output class	

Table 2.1: distinguishing equivalence classes

While output classes are much less common in everyday programming, their importance shall not be neglected: Identical inputs might very well result in different outputs, depending on varying side-effects, that have influence on the inspected unit. This has to be accounted in separate equivalence classes for expected outputs.

Following this first steps of partitioning, the resulting classes shall further be separated into sub-classes that take into account distinction of cases within a module, where data might travel several different paths or branches of the source code. This step is only possible in a white-box-scenario, as it affords direct inspection of the source-code. While demanding additional effort, this allows to examine also rather hidden corners of the source-code, that otherwise might go unnoticed and possibly mask hidden errors.

Some examples demonstrate the correct application of the described method:

- valid/invalid input classes:
 - input is specified as a floating point number between 0 and 20 volts
 - \rightarrow valid class: $0.00 \le$ 'test-value' ≤ 20.00
 - \rightarrow invalid class: 0.00 > test value and
 - \rightarrow invalid class: <test-value> > 20.00
- output class:

output is specified for given input filenames as: 0 if file exists, -1 if file does not exist.

- \rightarrow valid class: Filename of an existing file
- \rightarrow invalid class: Filename of an inexistent file
- \rightarrow invalid class: String with a malformed file-path
- dedicated allowed values:

addressed module can be chosen from TriggerA, TriggerB, or TriggerC.

- \rightarrow valid class: TriggerB \rightarrow invalid class: TriggerK
- \rightarrow invalid class: Trucker

A visual explanation of the first example is given in Fig. 2.2




Figure 2.2: basic equivalence partitions

2.3.2 Boundary value analysis

Until now it might seem, that test-values can be chosen randomly from gathered classes, which is often a sufficient case. But a closely related method called 'boundary value anal-

ysis' refines the selection of test-values. From a set of integers between 10 and 100, with a known code structure to be free from case distinctions, the representative test-value can truly be chosen randomly as 15, 60, or 78. In more complex numerical structures, like floating-point numbers, overarching '0' and negative numbers as input space, a single value becomes insufficient. It is then advisable to deliberately choose values close to the bounding values of a function and in the given case also values close to the '0'. Further explanation of choosing useful values will be given on a slight variation of the first equivalent classes-example: Assumed is a function specified for floating point input values in the range of \pm 10V. The given set, visualized in 2.3 ToDo: saubere Grafik



Figure 2.3: equivalent class for composite numerical input

wie 2.2, has obvious bounding values of +10 and -10, giving the first to test-values. Small values deviating from \pm 10V are also values to test for. Furthermore, '0' and small values deviating from 0 in positive and negative direction will reveal the units stability, in case, the input is used as a divisor.

```
\rightarrow valid classes: +10V, +9.99V, -10V, -9.99V, 0V, +0.01V, -0.01V
```

 \rightarrow invalid classes: +10.01V, -10.01V

Every value has to applied via a separate testcase, to alleviate which values cause problems, in case of failing tests.

Boundary value analysis and equivalence class partitioning are closely related and often mentioned in unison, nevertheless, their separate description in this chapter is intended to specify their different applications.

2.3.3 State based testing

2.4 Coverage metrics

This chapter describes dynamic testing techniques that assess the completeness of the test based on the coverage of the software source code. Coverage describes the amount of source code, that is executed during testing of the examined software. Therefore, they are referred to as structure-oriented testing techniques. The techniques described are based on the control structure or the control flow of the software to be tested. For this reason one speaks of control flow-oriented, structure-oriented test techniques. This group of test techniques is of great practical importance. This applies in particular to their use in module testing, the so-called 'testing on a small scale'. The group of control flow oriented testing techniques is well supported by test tool vendors. In addition, there are accepted

minimum criteria in the field of control flow-oriented tests that should be considered in terms of an adequate test. A as minimal, the so-called branch coverage test is a necessary acceptance test procedure. In particularly critical areas of application, relevant standards require more extensive tests, for example a so-called condition coverage test. Certain control-flow-oriented test techniques are of such a fundamental nature that an examination that does not use these techniques, particularly in the module test, must be rated as insufficient.

2.4.1 Properties and goals

Because control flow-oriented test techniques belong to the group of structure-oriented test techniques, they have their respective advantages and disadvantages. Test completeness is assessed based on coverage of the control structure or control flow. A corresponding specification is required for the assessment of the expenditure. Like all structure-oriented test techniques, control flow-oriented test techniques do not define any rules for the generation of test cases. It is only important that the test cases cause corresponding coverage in the structure. This degree of freedom in test case generation is extremely important, as it allows other test case generation techniques to be combined with structure-oriented testing techniques.

The most important area of application of the control flow-oriented test techniques is the unit test. Control flow-oriented test techniques can still have a certain importance in integration testing, while they are not used in system testing. Control flow oriented testing techniques look at the structure of the code. In particular, aspects of the processing logic that are represented in the software as instructions, branches, conditions, loops or paths are considered. The disadvantage is that this approach is blind to omission errors in the software. Unrealized but specified functions are only recognized by chance, there is no code to test for these functions.

The test basis is the so-called control flow graph. The control flow graph can be created for any program implemented in an imperative programming language. For this reason, the control flow-oriented test techniques can be applied equally to all programs created in an imperative language via the representation of a software module to be tested as a control flow graph. Tools to support control flow-oriented testing techniques usually generate control flow graphs, as portrayed in fig. 2.4, and use them to represent the test results.

ToDo: Probekapitel geht bis hier




Figure 2.4: exemplatory control flow graph of a looped function

Requirements

Implementation

4.0.1 Concept

FSM

Trigger-Diagramme

Timer usage

- 3 capture compare timers for signal-generation
- 1 timer basic for kex debouncing
- 1 timer basic for reading timeouts
- 1 timer basic for flashing LEDs

Debug-Unit

A debug-unit, offering eight digital outputs via set.. and rst.. - functions, was established. Fig. 4.1 shows a 'ladder' setting and resetting all debug-Pins upon initialization of the module.

4. Implementation 18

- 4.1 Hardware
- 4.1.1 STM32F4
- 4.1.2 Wandler, Level-Shifter, HighSider
- 4.2 Software tools
- 4.2.1 CubelDE
- 4.2.2 gcov
- 4.2.3 valgrind
- 4.2.4 wavedrom
- 4.2.5 WireShark/USBPcap
- 4.2.6 gitlab
- 4.2.7 runner
- 4.2.8 HIL-Setup
- 4.3 Firmware-Requirements
- 4.3.1 FW-REQ
- 4.3.2 load-hypothesis, fault-hypothesis
- 4.3.3 Traceability-Matrix

Linking Requirements by there tags, to the SW-modules, where they are fulfilled




Figure 4.1: dbgUnitLogic

- 4.3.4 TCs
- 4.3.5 Unit-Tests
- 4.3.6 Module-Tests
- 4.3.7 Integration-Tests
- 4.3.8 Load/Fault Tests

Measurements

5.1 Oszi, Debug-Unit und Opto-Detektoren

Results

- 6.1 Test-Res
- 6.2 Coverages
- 6.3 Review-remakrs
- 6.4 Gavlo-Performance
- 6.5 Project-status
- 6.6 ...

Conclusion

Appendix A

Supplementary Materials

List of supplementary data submitted to the degree-granting institution for archival storage (in ZIP format).

A.1 PDF Files

```
Path: /
thesis.pdf . . . . . . . Master/Bachelor thesis (complete document)
```

A.2 Media Files

```
Path: /media

*.ai, *.pdf . . . . . . Adobe Illustrator files

*.jpg, *.png . . . . . raster images

*.mp3 . . . . . . audio files

*.mp4 . . . . . . video files
```

A.3 Abbreviations and Acronyms

uC	MicroController
FW	Firmware, the Software, running on the uC
OCT	Optical Coherence Tomography
SW	Software, the Software, running on the OCT-System
FSM	Finite State Machine
CRC	Cyclic Redundancy Check
IO	Input-Output, bidirectional Communcation Lines
USB	Universal Serial Bus
VCP	Virtual Com Port, a serial connection via USB
USB	Universal Serial Bus
SCPI	Standard Commands for Programmable Instruments, as defined by IEEE 488.2
LUT	Look-up-table
IRQ	Interrupt request
ISR	Interrupt-service-routine, a function within the FW, that is called by an IRQ
HW	Hardware, the entirety of uC, the PCB and peripherals
SLD	Super luminiscence Diode
AIM	Aiming Laser
CAM	Camera
LED	Light emitting diode
LSB	Least significant bit

Table A.1: Abbreviations

References

Literature

- [1] Joseph F. Keithley. The Story of Electrical and Magnetic Measurements From 500 BC to the 1940s. New York, USA: IEEE Press, 1999 (cit. on p. 2).
- [2] Hermann Kopetz. Real-time systems design principles for distributed embedded applications. Vol. 395. The Kluwer international series in engineering and computer science. Kluwer, 1997 (cit. on pp. 8, 9).
- [3] Peter Liggesmeyer. Software-Qualität testen, analysieren und verifizieren von Software. Spektrum Akadem. Verl., 2002 (cit. on pp. 7–9).