
## Lecture 20: Introduction to GPU Computing


Vivek Kumar
Computer Science and Engineering
IIIT Delhi
vivekk@iiitd.ac.in



#### Last Lecture (Recap)

- SIMD vector extensions
  - Special registers at each core that support instructions to operate upon vectors values
- Limitations
  - Loop size should be countable at runtime
  - Loop iterations should not have different control flow
  - Loop iterations should be independent
  - Loop should only use basic math functions
  - Only a single arithmetic type operation
  - Should not have non-contiguous memory accesses
  - Unsupported data-dependencies
    - Read-After-Write: A[i] = A[i-1] + 1
    - Write-After-Write: A[i%2] = B[i] + C[i]
  - Supported data-dependencies
    - Write-After-Write: A[i-1] = A[i] + 1
    - Read-After-Read: A[i] = B[i%2] + C[i]






```
#include "vectorclass.h"
int A[1024], B[1024], C[1024];
void sum() {
    Vec8i Av;
    for (int i=0; i<1024; i+=8) {
        Vec8i Bv = Vec8i().load(B+i);
        Vec8i Cv = Vec8i().load(C+i);
        Av = Bv + Cv;
        Av.store(A+i);
    }
}</pre>
```

## **Today's Class**

- GPU architecture
  - GPU programming


This lecture will give you a high-level overview of GPU architecture and a platform-neutral high-level library-based programming model for writing GPU programs that can compile with standard C++ compilers

### Multicore CPUs with SIMD Support





- Multicore processors are latency oriented!
  - o How?
- Modern multicore processors have sophisticated cores to support general purpose computing
  - High core frequency for low latency operations
  - Large cache and prefetcher unit for improving memory access latency
    - Dynamically decide future memory accesses based on current access pattern to reduce CPU stalls
  - Superscalar capabilities allowing it to use Instruction Level Parallelism (ILP)
- They also support data parallel execution
  - Each physical core has bunch of ALUs and wide vector registers for SIMD operations


#### **CPU Stalls in SIMD Execution**



How to reduce these stalls?









Instructions being executed require very few cycles than the cycles required for fetching memory, thereby leading to CPU stalls

## **Using SMT for Hiding Stalls**




- Two-way SMT at each multicore (Simultaneous Multithreading)
  - Each SMT core has its own PC register, thereby allowing each core to simultaneously execute a completely different execution stream
  - Each SMT core has its own set of vector registers
  - Each SMT core pair share ALUs
  - Each SMT core pair can execute different set of SIMD operations (as they don't share PC register)

#### **CPU Stalls in SIMD Execution**



- Using SMT for hiding stalls
  - Thread-1 on Core-1 and Thread-3 on Core-2 completes the first iteration, and then stalls for memory fetch
  - Thread-2 on Core-1 and Thread-4 on Core-2 memory fetch has completed, hence they start their first iteration while Thread-1 and Thread-3 are blocked for memory fetch
  - Key idea here is to increase the number of hardware threads for hiding CPU stalls

#### How to Further Optimize SIMD Execution?



- Increase the number of hardware threads supported on each core
  - CPU stalls are significantly reduced
  - Improves the performance as the hardware schedule the threads instead of the OS
- Improve the memory bandwidth
  - As large chunks of memory addresses are being fetched from DRAM due to large number of threads
- But, won't these enhancements increase the complexity and cost of the multicore processor?


## How to Design a Processor for SIMD?

- If we only have to run SIMD applications on a processor, then how to cut down the complexity of the processor?
  - Reduce core frequency and increase the number of cores
  - Support large number of hardware threads at each core
    - Requires a large amount of data, but stalls are hidden due to large number of threads
  - Cores have smaller cache
    - Large number of threads per core would operate on large amount of data, thereby requiring frequent DRAM accesses
  - Increase the number of ALUs per core and the width of SIMD registers
  - Group of threads could share a single PC register
    - Single Instruction Multiple Thread (SIMT)
    - Shared instruction cache
  - Support high bandwidth data transfer

This is the design of a throughput oriented processor or a GPU



## Mechanical Equivalent of a GPU



Slide credit: https://web.engr.oregonstate.edu/~mjb/cs575/Handouts/gpu101.1pp.pdf

#### Intel GPU Architecture



- Execution Unit (EU) is the smallest building block (same as a core in the CPU)
  - Operates at MHz level instead of GHz
  - Each EU supports 7-way SMT
  - Supports one 8-wide SIMD operation
- Each slice contains 6 subslice
  - 16 EUs at each subslice
  - Total FP32 SIMD operations per slice per cycle are 7x8x16x6 (=5376)
- Intel supports multiple slices in GPU

Intel's Iris® Xe single Slice

Source: https://www.intel.com/content/www/us/en/develop/documentation/oneapi-gpu-optimization-guide/top/xe-arch.html



#### **NVIDIA GPU Architecture**



Pascal GP100 single SM (Streaming Multiprocessor)

- CUDA-core is the smallest building block (akin to EU in Intel)
  - Operates at 1126 MHz
  - Each CUDA-core can process 32 data elements (FP 32) simultaneously (warps). Similar to 32-wide vector operation
    - Warp has a common PC (SIMT)
- Each SM (akin to subslice in Intel) has 32x2 CUDA-cores
  - How many SIMD operations per SM?
    - An SM can operate on 64 warps, i.e., each SM can process 32x64 FP32 data elements simultaneously
- GP100 has 56 SMs per GPU
  - Total FP32 that can be processed simultaneously are 32x64x56

## **Today's Class**

GPU architecture



GPU programming


## **GPU Programming Template**

- Setup inputs on the host CPU
- Allocate memory on the host CPU
- 3. Allocate memory on the GPU
- Copy inputs from the host to GPU
- Start GPU kernel
- 6. Copy output from the GPU to host

## **GPU Programming Model**

- Vendor supported programming model
  - CUDA on NVIDIA GPUs
  - oneAPI on Intel GPUs
  - Provides high performance
  - Cannot compile with standard compilers (lacks portability)
- OpenCL is vendor neutral
  - Does not require any special compiler or compiler extensions
    - Works with standard C/C++ compiler
  - Provides direct access to underlying hardware (CPU, GPU, FPGA)
  - High portability
    - Same program can run on multiple device types
      - Although, performance may not be optimal without device specific tuning
  - Requires some serious effort for writing OpenCL programs


#### **OpenCL Platform Model**



- One host is connected to one or more OpenCL compute devices
  - Compute device is a processor (e.g., multicore processor or GPU)
- Each compute device is composed of one or more work groups (a.k.a. compute units)
  - Work group is analogous to a "core" in multicore processor, or SIMD vector register in CPU, or CUDA-core in a GPU
- Each work group is divided into one or more work items (a.k.a. processing elements)
  - Work item is analogous to a thread that execute code as SIMD

#### **OpenCL Memory Model**

- Private Memory
  - -Per work-item
- Local Memory
  - -Shared within a workgroup
- Global/Constant Memory
  - -Visible to all workgroups
- Host Memory
  - -On the CPU




**Memory management is Explicit** 

You must move data from host -> global -> local ... and back

#### **OpenCL Execution Model**

- OpenCL application runs on a host which submits work to the compute devices
  - Context: The environment within which work-items executes ... includes devices and their memories and command queues
  - Program: Collection of kernels and other functions (Analogous to a dynamic library)
  - Kernel: the code for a work item.
     Basically a C function
  - Work item: the basic unit of work on an OpenCL device
- Applications queue kernel execution
  - Executed in-order or out-of-order




Allows independent kernels to execute simultaneously whenever possible, and thus keeps the GPU fully utilized

#### **Executing OpenCL Programs**

- 1. Query host for OpenCL devices
- Create a context to associate OpenCL devices
- Create programs for execution on one or more associated devices
- 4. Select kernels to execute from the programs
- Create memory objects accessible from the host and/or the device
- 6. Copy memory data to the device as needed
- Provide kernels to command queue for execution
- 8. Copy results from the device to the host

Similar to GPU programming template listed in Slide #13



© Copyright Khronos Group 2013 - Page 9



### **OpenCL Kernel Example**

- Vector addition using OpenCL
  - The complete OpenCL program to compute vector addition could span to several hundred lines of low-level code as compared to the few lines of simple code in the traditional C/C++ program
    - See: <a href="https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-examples/horizontal/vector-addition.html">https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-examples/horizontal/vector-addition.html</a>
    - Low productivity!

## **Boost.Compute for GPU Computing**

- A header-only C++ library for GPU computing
  - o Easy to use GPU programming APIs → High Productivity!
  - Provides a thin C++ wrapper over OpenCL APIs
  - Works with standard C++ compilers
  - Provides several ready-to-use optimized kernel implementations (e.g., binary\_search, reduce, sort\_by\_key, etc.)
- Supports varieties of GPUs (Intel, NVIDIA, and AMD), as well as CPUs
- Caches OpenCL programs
  - Each OpenCL program (kernel) requires compilation and incurs overheads
  - Boost.compute stores frequently used kernels in a global cache
    - Reduces overheads by avoiding multiple compilation for the same kernel
- May not match the performance of natively supported GPU programming model (e.g., CUDA on a NVIDIA GPU) without tuning

# Vector Addition using Boost.Compute

```
14 namespace compute = boost::compute;
16 int main(int argc, char** argv) {
     int size = argc>1?atoi(argv[1]):1024*1024;
     double time_gpu=0;
    // lookup default compute device
     auto gpu = compute::system::default_device();
     // create opencl context for the device
     auto context = compute::context(gpu);
    // create command queue for the device
     compute::command_queue queue(context, gpu);
    // print device name
     std::cout << "device = " << gpu.name() << std::endl;</pre>
     int* a = new int[size];
     int* b = new int[size];
     int* c = new int[size];
     std::fill(a, a+size, 1);
     std::fill(b, b+size, 2);
    // create 'a' vector on the GPU
    compute::vector<int> vector_a(size, context);
   // create 'b' vector on the GPU
    compute::vector<int> vector_b(size, context);
    // create output 'c' vector on the GPU
    compute::vector<int> vector_c(size); // TODO: Why cor
    // copy data from the host to the device
    compute::future<void> future_a = compute::copy_async(
       a, a+size, vector_a.begin(), queue
42
    // copy data from the host to the device
     compute::future<void> future_b = compute::copy_async(
       b, b+size, vector_b.begin(), queue
    // wait for copy to finish
     timer::kernel("asynchronous copy", [=]() {
       future_a.wait();
       future_b.wait();
```

# Vector Addition using Boost.Compute

```
time_gpu+=timer::duration();
     // Create function defining the body of the for-loop for carrying out vect
   or addition
    BOOST_COMPUTE_FUNCTION(int, vector_sum, (int x, int y), {
       return x + y;
     // Launch the computation on the GPU using the command queue created above
     timer::kernel("GPU kernel execution", [&]() {
       compute::transform(
         vector_a.begin(),
         vector_a.end(),
         vector_b.begin(),
         vector_c.begin(),
         vector_sum
      );
    }):
    time_gpu+=timer::duration();
     // transfer results back to the host array 'c'
    timer::kernel("copy from device", [&]() {
       compute::copy(vector_c.begin(), vector_c.end(), c);
71
    });
    time_gpu+=timer::duration();
    std::cout<<"Total GPU time = "<<1000*time_gpu<<"ms"<<std::endl;</pre>
    //verify the computation
    for(int i=0; i<size; i++) assert(c[i] == 3);</pre>
     std::cout<<"Test Passed at GPU\n";</pre>
    timer::kernel("CPU kernel", [=]() {
      for(int i=0; i<size; i++) c[i] = a[i] + b[i];</pre>
78
    std::cout<<"Speedup of GPU over CPU= "<<timer::duration()/time_gpu<<std::e
   ndl;
   //cleanup
    delete [] a;
    delete [] b;
    delete [] c;
     return 0;
```

### **Reading Materials**

#### OpenCL

- https://sites.google.com/site/csc8820/opencl-basics/openclconcepts#TOC-Kernel-and-compute-kernel
- https://www.khronos.org/assets/uploads/developers/library/2012pan-pacific-road-show-June/OpenCL-Details-Taiwan\_June-2012.pdf

#### Boost.Compute

 https://www.boost.org/doc/libs/1\_80\_0/libs/compute/doc/html/index .html#boost\_compute.introduction

#### **Next Lecture**

Heterogeneous parallel programming