# gcc-14: What's new and exciting for RISC-V

Bay Area RISC-V Meetup, Santa Clara, CA May 23, 2024

Vineet Gupta, Rivos



## Wait, why are we doing this?

Because why not:)

There seems to be a comprehensive resource out there already

https://gcc.gnu.org/gcc-14/changes.html

Well

"If a picture is worth a thousand words, a patch is worth at least a thousand pictures". [Will Deacon on <a href="Ikml">Ikml</a>]

Share Interesting Technical tidbits in gcc-14
Share what Rivos Team has been up to in gcc software ecosystem
Drink some free Beer ;-)



## gcc-14 for RISC-V Highlights

## **Working Auto-Vectorization**

Mature enough to run entire SPEC CPU2017 (SPECint as well as SPECfp)

## Support for ever growing list of New ISA extensions

• Zicond, Zfa to name a few

Improved code for Atomics

Pressure Sensitive Instruction Scheduling

Constant Synthesis Improvements

Initial Sign Extension Elimination Improvements



## gcc-14 RISC-V updates: Auto-Vectorization Works

#### User writes

#### But Compiler needs to ...

```
for (int i = 0; i < N; i++) {
    // implicit type promotion
    int pix1 = (int) img1[i];
    int pix2 = (int) img2[i];
    // 32-bit sub (w/ sign-ext)
    int diff = pix1 - pix2;
    sum += abs (diff);
}</pre>
```

```
gcc 13.1
-02 -march=rv64gcv zbb
    -ftree-vectorize
abs:
       sraiw
                a5,a0,31
                a0,a0,a5
       xor
                a0,a0,a5
       subw
       ret
sum of abs diff:
       ble
                a2, zero, .L6
                a4,a0
       mv
       add
                a2,a0,a2
       1i
                a0,0
.L5:
                a3,0(a1)
       1bu
                a5,0(a4)
       addi
                a4.a4.1
       addi
                a1,a1,1
       subw
                a5.a5.a3
                a3.a5.31
       sraiw
                a5,a3,a5
       xor
       subw
                a5.a5.a3
                a0,a5,a0
       addw
                a2.a4..L5
       bne
       ret
.L6:
       li.
                a0.0
       ret
```

```
acc 14.1
-02 -march=rv64qcv zbb -ftree-vectorize
abs:
               a5,a0
               a0.a5.a0
       ret
sum of abs diff:
               a2, zero, .L6
       vsetvli a5.zero.e32.m1.ta.ma
       vmv.v.i v2.0
.L5:
       vsetvli a5,a2,e8,mf4,ta,ma
       vle8.v v3.0(a1)
       vle8.v v4.0(a0)
               a2,a2,a5
               a0,a0,a5
               a1,a1,a5
       vwsubu.vv
                       v1, v4, v3
       vsetvli zero.zero.e16.mf2.tu.mu
       vmv1r.v v3,v2
       vmslt.vi
                       v0.v1.0
       vneg.v v1.v1.v0.t
       vwadd.wv
                       v2, v3, v1
               a2.zero..L5
       vsetvli a5, zero, e32, m1, ta, ma
               a4,0
       vmv.s.x v1.a4
       vredsum.vs
                       v2, v2, v1
       vmv.x.s a0.v2
.L6:
       1i
               a0.0
       ret
```



## gcc-14 RISC-V updates: Auto-Vectorization #2

## Both SLP and Loop Vectorizers enabled in the middle end

## Length Agnostic (VLA) and Length Specific (VLS) supported

- Length Agnostic reads VLEN at runtime
- Stripmine style loops

## Why all the fuss

- RVV ISA is special: Vector Insns predicated twice
  - VLEN mask and Regular v0 mask
- Needed new patterns in the middle-end:
  - WHILE\_LEN
- Initial patch for RVV support was a mere ~3M lines in ~1400 files
  - https://gcc.gnu.org/pipermail/gcc-patches/2022-May/595903.html

```
21607 +++++
.../gcc.target/riscv/rvv/intrinsic/vwsub.c
.../gcc.target/riscv/rvv/intrinsic/vwsubu.c
                                                 21607 +++++
.../gcc.target/riscv/rvv/intrinsic/vxor.c
                                                63631 ++++++
.../gcc.target/riscv/rvv/intrinsic/vzext.c
                                                 10087 +++
                                                   47 +
.../gcc.target/riscv/rvv/stack/rvv-stack.exp
                                                    53 +
.../rvv/stack/stack-check-alloca-scalar.c
                                                    45 +
.../rvv/stack/stack-check-alloca-vector.c
                                                    48 +
.../stack/stack-check-save-restore-scalar.c
                                                    62 +
.../stack/stack-check-save-restore-vector.c
                                                  205 +
.../riscv/rvv/stack/stack-check-scalar.c
                                                   33 +
.../rvv/stack/stack-check-vararg-scalar.c
                                                  277 +
.../riscv/rvv/stack/stack-check-vector 1.c
.../riscv/rvv/stack/stack-check-vector 2.c
                                                  141 +
1409 files changed, 3197907 insertions(+), 199 deletions(-)
create mode 100644 gcc/config/riscv/md-parser
create mode 100644 gcc/config/riscv/riscv-insert-vsetvl.cc
create mode 100644 gcc/config/riscv/riscv-vector-builtins-fur
```



## gcc-14 RISC-V updates: VSETVL Pass

#### Backbone of Auto-Vec in the RISC-V backend

- Compiler starts off by adding a VSETVL insn for each Vector insn
- A dedicated RISC-V Pass then uses standard Lazy Code Motion (LCM) algorithm to
  - Eliminate redundant VSETVL insns
  - Fuse compatible VSETVL insns and ...
  - ... Hoist them outside the loop

```
#include "riscv_vector.h"

void foo1 (void * restrict in, void * restrict out, int n)
{
   for (int i = 0; i < n; i++) {
      vuint8mf8_t v = *(vuint8mf8_t*)(in + i);
      *(vuint8mf8_t*)(out + i) = v;
   }
}</pre>
```

```
-02 -march=rv64gcv
--param=vsetvl-strategy=simple
```

```
foo1:
       ble
                a2, zero, .L5
       add
                a2.a0.a2
.L3:
       vsetvli a5.zero.e8.mf8.ta.ma
       vle8.v v1,0(a0)
       vsetvli a5, zero, e8, mf8, ta, ma
                a0.a0.1
                v1,0(a1)
                a1.a1.1
                a0.a2..L3
       bne
.L5:
       ret
-02 -march=rv64gcv
foo1:
       ble
                a2, zero, .L1
                a2,a0,a2
       vsetvli a5, zero, e8, mf8, ta, ma
.L3:
       vle8.v v24,0(a0)
       addi
                a0,a0,1
                v24,0(a1)
       addi
                a1,a1,1
                a0,a2,.L3
.L1:
       ret
               https://godbolt.org/z/5a5GMc4fE
```



## gcc-14 Updates: Constant Synthesis Improvements

### SPEC2017 Deepsjeng dynamic icounts increased in gcc 13.1 (regression)

- Top blocks involve Large constants
- RV ISA doesn't allow efficient encoding of Large constants
- But compiler are not supposed to make it any worse
- Compiler strategy changed over times
  - gcc 12 used constant pools
  - o gcc-13 stated synthesizing them but terrible codegen
  - o gcc-14 relaxed register usage restriction and reuse same lo/hi 32-bit values

2023-05-09 c104ef4b5eb1 RISC-V: improve codegen for large constants with same 32-bit lo and hi parts [2]

https://godbolt.org/z/hTTabeY4e

2023-04-11 0530254413f8 riscv: relax splitter restrictions for creating pseudos

2023-03-01 7e52f4420ffb RISC-V: costs: miscomputed shiftadd\_cost triggering synth\_mult [PR/108987]

```
gcc 13.1: -02 -march=rv64gc
                                                                                                                 gcc 14.1: -02 -march=rv64gc
                                         gcc 12.1: -02 -march=rv64gc
long long foo(void)
                                                                                              a0,0x101 000
                                                                                                                         li.
                                                                                                                                 a5,0x101 0000
                                                                                      1i
                                                lui
                                                        a5,%hi(.LC0)
                                                                                                                         addi
                                                                                                                                 a5,a5,0x101
   return 0x0101010101010101ull;
                                                                                      addi
                                                                                              a0,a0,0x101
                                                        a0,%lo(.LC0)(a5)
                                                14
                                                                                      slli
                                                                                              a0,a0,16
                                                                                                                         slli
                                                                                                                                 a0, a5, 32
                                                ret
                                                                                              a0,a0,0x101
                                                                                                                                 a0,a0,a5
                                                                                      addi
                                         .LC0:
                                                                                              a0,a0,16
                                                                                      slli
                                                                                                                         ret
                                                 .dword 72340172838076673
```

a0,a0,0x101

addi ret



## gcc-14 Updates: Sign Extension Elimination Improv #1

Extraneous Sign Extension in RISC-V gcc codegen is a systematic problem.

#### ISA and the ABI are to blame, but again compilers can do better

- Built into most basic of ALU insns: ADDW/ADDIW
  - o signed 32-bit addition and final sign-extension into 64-bit reg
- RISC-V ABI mandates that 32-bit values (on rv64) are held as sign extended values in 64-bit wide reg.
  - Simplifies calling convention
  - Allows 64-bit comparison insn to work on 32-bit values

### Decent amount of work went in gcc-14, but lot more needs to done!

2023-04-28 1966741378d5 RISC-V: Eliminate redundant zero extension of minu/maxu operands

2023-06-07 99bfdb072e67 RISC-V: Eliminate extension after for \*w instructions

2023-10-24 fb4e2c1648ea RISC-V: elide unnecessary sign extend when expanding cmp\_and\_jump

2023-10-16 8eb9cdd14218 expr: don't clear SUBREG\_PROMOTED\_VAR\_P flag for a promoted subreg [target/111466]



## gcc-14 Updates: Sign Ext Elim Improv #2

#### Interesting tidbit with the last change in last slide

2023-10-16 8eb9cdd14218 expr: don't clear SUBREG\_PROMOTED\_VAR\_P flag for a promoted subreg [target/111466]

#### Just deletes a couple of lines

```
diff --git a/gcc/expr.cc b/gcc/expr.cc
index 308ddc09e631..d259c6e53385 100644
--- a/gcc/expr.cc
+++ b/gcc/expr.cc
@@ -9332,13 +9332,6 @@ expand_expr_real_2 (sepops ops, rtx target, op0 = expand_expr (treeop0, target, VOIDmode, modifier);
- if (TYPE_UNSIGNED (TREE_TYPE (treeop0)) != unsignedp
```

- && GET\_CODE (op0) == SUBREG)
- SUBREG\_PROMOTED\_VAR\_P (op0) = 0;

return REDUCE\_BIT\_FIELD (op0);

#### Added back in 1994!

(with empty changelog)

**1994-07-08** 506980397227 (expand\_expr, case CONVERT\_EXPR): If changing signedness and we have a promoted SUBREG, clear the promotion flag.

On 10/5/23 08:56, Richard Kenner wrote:

Obviously, I have no recollection of that change at all. In July of 1994, I don't believe I was actively working on much in the way of ports, though I could be misremembering. My guess is that this change was to fix some bug, but I'm a bit mystified why I'd have batched so many different changes together in one ChangeLog entry like that. I think you're correct that it was most likely the Alpha that showed the bug.



## gcc-14 Updates: Sign Ext Elim: Glimpse of work to be done

# Redundant Extension Elimination REE Pass needs some love

- Can't handle "USE with more than One reaching DEFinition" or if they are in different BBs
- Can't leverage the ABI
  - Incoming "int" args are already sign-extended

```
gcc 14.1: -02 -march=rv64gc
                                                               clang: -02 -march=rv64gc
/* PR/111467 */
int max(int a, int b)
                               max(int, int):
                                                               max(int, int):
                                               a5,a0
                                                                      blt
                                                                               a1, a0, .LBB1 2
   return (a > b) ? a : b:
                                               a0,a1,.L4
                                                                               a0, a1
                                               a5,a1
                                                               .LBB1 2:
                               .L4:
                                                                      ret
                                       sext.w a0.a5
                                                            https://godbolt.org/z/qb3jvrnoe
                                       ret
```

```
gcc -fdump-rtl-ree
# DEF 1
(insn 8 4 11 2 (set (reg:SI 15 a5 [orig:137 b ] [137])
    (reg:SI 11 a1 [orig:136 b ] [136])) {*movsi internal}
(jump insn 11 8 22 2 (set (pc)
    (if then else (ge (reg/v:DI 11 a1 [orig:136 b ] [136])
           (reg/v:DI 10 a0 [orig:135 a ] [135]))
      (label ref 13)
         (pc))) "max.c":12:20 273 {*branchdi}
         (int list: REG BR PROB 536870916 (nil))
 -> 13)
# DEF 2
(insn 12 22 13 3 (set (reg:SI 15 a5 [orig:137 b ] [137])
    (reg:SI 10 a0 [orig:135 a ] [135])) {*movsi internal}
(code label 13 12 23 4 2 (nil) [1 uses])
# USE: Multiple reaching DEFs
(insn 19 14 20 4 (set (reg/i:DI 10 a0)
   sign extend:DI (reg:SI 15 a5 [orig:137 b ] [137])))
        {extendsidi2}
```



## gcc-14 updates: New pass f-m-o (Fold Memory Offsets)

#### > Why do fwprop or combine not what you want to do?

- Handles Partially Overlapping memory offset calculations.
- Handle multiple memory operations sharing some intermediate calculations.
- Handle late (post Reg Alloc) offset calculation (Stack pointer)

2023-10-16 04c9cf5c786b Implement new RTL optimizations pass: fold-mem-offsets

#### -ffold-mem-offsets

```
add t4, sp, 16 add t2, a6, sp

add t2, a6, t4

shl t3, t2, 1 shl t3, t2, 1

ld a2, 0(t3) ld a2, 32(t3) # 16 << 1

add a2, 1 add a2, 1

sd a2, 8(t2) sd a2, 24(t2) # 8 + 16
```



## Is gcc-14 worth it: how to quantify?

In an ideal world one could run linux perf on SPEC workloads and get aggregate cycle and instructions counts as well as statistical hotspots.

- Assumes working perf tooling on available hardware to execute fast enough.
- All three of which are kinda questionable in RISC-V ecosystem ATM.

Instead we measure dynamic icounts (vs. cycles) on Qemu user (vs. hardware) to run RISC-V binaries on an x86 host (fast enough).

- Kind of approximation but good first order
- Keeps development uarch agnostic and Vendor Neutral

Also this is a SPEC centric world view: one needs to start somewhere.


- To be clear this is not "best toggle for last perf drop drag race" (yet)
- The changes are fairly widely applicable to common workloads
  - Linux kernel build



## SPEC dynamic icounts: RISC-V gcc-14 vs. gcc-13

Build: -Ofast -flto -static (no other toggle gimmicks)
Run: QEMU user with icount instrumentation plugin

**Summary:** 37,858,380,268,831 vs. 51,604,882,528,463 (~20% improvement, SMALLer is better)






## gcc-14 SPEC icounts: RISC-V vs. aarch64

#### **Build: -Ofast -flto -static**

- Exact same gcc-14.1 release sources based build from scratch
- Numbers are for engineering, not marketing ;-)

## Clearly much needs to be done







## gcc-15 and beyond

#### **Continued support for even more Extensions**

Zbkb - Scalar Crypto but has some Zbb like insns
 PACK is really interesting for constant synthesis

#### **New Pass for Enhanced Sign Extension Elimination**

Tracks register updates at byte, half-word and word-level


#### **SATD** support in the middle-end Auto-Vectorizer

#### **Stack/Array Access codegen improvements**

2024-03-06 9926c40a902e RISC-V: avoid LUI based const mat in alloca epilogue expansion 2024-05-13 f9cfc192ed01 RISC-V: avoid LUI based const mat in prologue/epilogue expansion [PR/105733] 2024-05-13 4bfc4585c993 RISC-V: avoid LUI based const materialization ... [part of PR/106265]

#### **Eliding excessive Stack Spills during instruction scheduling**

https://fprox.substack.com/p/risc-v-scalar-bit-manipulation-extensions





## gcc @ Rivos: Community Engagement

Top 20 contributors in gcc-14 cycle


**Very Active in the RISE Initiative** 

Setup public github CI for <u>pre-commit</u> (ewlu@rivosins.com) sanity check and <u>post-commit</u> (patrick@rivosinc.com).

Setup <u>Fuzzer</u> to find latent bugs.

Detailed Analysis of RISC-V SPEC codegen quality vs. aarch64.

Helped drive RISE 3rd party contracts for further gcc improvements.







## Thank You!

vineetg@rivosinc.com



## Rivos gcc community Engagement: Competitive Analysis

## Detailed analysis of RISC-V SPEC codegen (vs. aarch64)

- Truly apples-apples: nix based workflow to use exact same gcc sources to build gcc, build SPEC and run workloads in same test harness
- Helped drive RISE Technical proposals and RFP for 3rd party contractors for further gcc improvements
- Expedites gcc improvement needed in software ecosystem

