RAM Register Map for buffered DSP values

This table shows the register map of the first page of RAM in the SNES. The values in these registers are used to store important configuration values for the correct function of the DSP. Values that correspond to a specific register in the DSP can be transferred directly, while other values must be collected to a single byte or word and will then be transferred to the DSP. These registers are mirrored on banks \$00 to \$3F and again on bank \$TC (according to SNES memory map). The whole map takes up 144 bytes of memory, while only 54 bytes are being used. Green marks indicate free memory. The grey area is reserved for more audio channels in future updates.

	value range																
STER	RAM address	1080	1081	1082	1083	1084	1085	1086	1087	1088	1089	108A	108B	108C	108D	108E	108F
	DSP register	6C	4C	5C	5D	3D	4D	0C	1C	2C	3C						
	Description	DSP Flags	Key ON	Key OFF	Offset	Noise	Echo	Main Volume L	Main Volume R	Echo Vol L	Echo Vol R	tbd	tbd	tbd	tbd	tbd	tbd
			1 1001	2 1002		4 1004	5 1005	6 1006	7 1007				11 100B			14 100E	15 100F
						04		06					4.4	10		1.4	
		L CH Vol	R CH Vol	LO 8bit PITCH		SOURCE	ADSR1	ADSR2	KEY ON	2D PITCH MOD	NOISE ENABLE						
		XO	X1	X2	Х3	X4	X5	X6									
			1 1001	2 1002		4 1004	5 1005	6 1006	7 1007				11 100B			14 100E	
CH 7						04		06									
		X0 L CH Vol	X1 R CH Vol	X2 LO 8bit PITCH	X3 HI 8bit PITCH	X4 SOURCE	X5 ADSR1	X6 ADSR2	4C/5C KEY ON		3D NOISE ENABLE	4D ECHO ENABLE					
						V.4											
						1004											
			1 1001	2 1002		4 1004	5 1005	6 1006	7 1007		9 1009		11 100B			14 100E	
						04		06									
		X0 L CH Vol	X1 R CH Vol	X2 LO 8bit PITCH	X3 HI 8bit PITCH	X4 SOURCE	X5 ADSR1	X6 ADSR2	4C/5C KEY ON	2D PITCH MOD	3D NOISE ENABLE	4D ECHO ENABLE					
						1004						100A					100F
			1	2	3	4	5	6	7	8			11			14	
		00				04	05	06									
		X0 L CH Vol	X1 R CH Vol	X2 LO 8bit PITCH	X3 HL8hit PITCH	X4 SOURCE	X5 ADSR1	X6 ADSR2	4C/5C KEY ON		3D NOISE ENABLE	4D ECHO ENABLE					
	default				1							1					
	value range																
CH 4	RAM address	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	103A	103B	103C	103D	103E	103F
	Description DSP register	L CH Vol	R CH Vol	LO 8bit PITCH 32	HI 8bit PITCH 33	SOURCE 34	ADSR1 35	ADSR2 36	KEY ON	PITCH MOD	NOISE ENABLE	ECHO ENABLE	tbd	tbd	tbd	tbd	tbd
		h			I		1	1	h	I			l	To a			
	perauit				1	1						l .					
	value range default						_										
CH 3	RAM address	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029	102A	102B	102C	102D	102E	102F
	Description DSP register	20	21	22 22	23	24	25	26	RETUN	PITCH MOD	INUISE ENABLE	ECHO ENABLE	w	ibu	w	w	toa
	Description	L CH Vol	R CH Vol	LO 8bit PITCH	LII OL'A DITO''	SOURCE	ADSR1	ADSR2	KEY ON	DITOLIMOR	NOICE ENAC: E	ECHO ENABLE	411	tbd	tbd	tbd	tbd
	portunit	1			1	1			1	1		1					
	value range default	-			+				+								
CH 2	RAM address	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	101A	101B	101C	101D	101E	101F
	DSP register	10	11	12	13	14	15	16	KETON	FITCH WOD	NOISE ENABLE	ECHO ENABLE	tou	tou	tou	tou	wu
	Description	L CH Vol	R CH Vol	LO 8bit PITCH	UI Ohit DITCU	SOURCE	ADSR1	ADSR2	KEY ON	PITCH MOD	NOISE ENABLE	ECHO ENABLE	thd	tbd	tbd	tbd	tbd
	paration.																I
	value range default	0-7F	0-7F	0-FF	0-3F	0-255	FF	E0	1	0	0	0					
CH 1	RAM address	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	100A	100B	100C	100D	100E	100F
	DSP register	L CH Vol	01	LO 8bit PITCH 02	03	SOURCE 04	05	06									
	Description		R CH Vol				ADSR1	ADSR2	KEY ON	PITCH MOD		ECHO ENABLE		tbd	tbd	tbd	tbd

ROM Mapping

This table shows an overview of the whole ROM image. All routines are packed in ROM bank 0 without overlapping and I packets of 1024 bytes each. Important: The 65816 is actually looking at address FFEA and FFEB for the NMI vector, but the MCU firmware redirects this to 4FEA and 4FEB. This is because then everything can be stored in one single ROM bank.

The area "DSP_Value_Sim" is where the MCU will be storing new values for the DSP and the RAM map actually shows this area in detail.

Bank Number	Source File	Section Name	Origin	Size	Description	CPU Adr. Start	CPU Adr. End	ROM Adr. Start	ROM Adr. En	Code Size	Unused
	snes_init.asm	InitializeSNESCode	.org 1024 (forced)	150h	Initialization code for the SNES CPU and peripherals.	00:8000			00:7FFF	1CF0h 7408 bytes	
	main.asm	MainCode	.org 2048 (forced)	250h	Main routine		00:FFFF				
	video_init.asm	DMAPaletteandVRAM	.org 3072 (forced)	50h	Initialization code for everything regarding video output.						
	dsp_stuff.asm	DSPstuff	.org 4096 (forced)	100h	Initialization and setup code for the APU.						630Fh 25359 bytes
ROM Bank 0	(main.asm)	CharacterData	.org 5120 (forced)	800h	Character and Tilemap data			= 00:0000			
	dsp_array_values_sim.asm	DSP_Value_Sim	.org 17408 (forced)	50h							
	(main.asm)	VBlank	.org 8192 (forced)	50h							
	(main.asm)	RAM_LOOP	.org 9216 (forced)	100h							
	dsp ram routines.asm	DSP RAM routines	.org 10240 (forced)	E00h							

Offset in Hex	Offset in Dec	Section Name				
0000h	0					
0400h	1024	InitializeSNESCode				
0800h	2048	MainCode				
0C00h	3072	DMAPaletteandVRAM				
1000h	4096	DSPstuff				
1400h	5120					
1800h	6144	CharacterData				
1C00h	7168					
2000h	8192	VBlank				
2400h	9216	RAM_LOOP				
2800h	10240	DSP_RAM_routines				
2C00h	11264					
3000h	12288					
3400h	13312					
3800h	14336					
3C00h	15360					
4000h	16384					
4400h	17408	DSP_Value_Sim				
4800h	18432					
4C00h	19456					
5000h	20480					
5400h	21504					
5800h	22528					
5C00h	23552					
6000h	24576					
6400h	25600					
6800h	26624					
6C00h	27648					
7000h	28672	Vector Table				