Jz4740 32 Bits Microprocessor

Data Sheet

Revision: 0.4 Date: Apr. 2007



Jz4740 32 Bits Microprocessor

Data Sheet

Copyright © Ingenic Semiconductor Co. Ltd 2006. All rights reserved.

Release history

| Date | Revision | Change |
|-----------|----------|--|
| Mar. 2007 | 0.1 | First version, pre-release |
| Mar. 2007 | 0.2 | Change for RTC: input/output pins PWRON_, WKUP_, |
| | | PPRST_ and scan chain in/out |
| Apr. 2007 | 0.3 | Add reset/boot descriptions |
| Apr. 2007 | 0.4 | Fix BGA193 pin placement bug |

Disclaimer

This documentation is provided for use with Ingenic products. No license to Ingenic property rights is granted. Ingenic assumes no liability, provides no warranty either expressed or implied relating to the usage, or intellectual property right infringement except as provided for by Ingenic Terms and Conditions of Sale.

Ingenic products are not designed for and should not be used in any medical or life sustaining or supporting equipment.

All information in this document should be treated as preliminary. Ingenic may make changes to this document without notice. Anyone relying on this documentation should contact Ingenicfor the current documentation and errata.

Ingenic Semiconductor Co., Ltd.

Room 601A, Power Creative E, No.1 B/D ShangDi East Road, Haidian District,

Beijing 100085, China Tel: 86-10-58851008 Fax: 86-10-58851005

Http://www.ingenic.cn



Content

| 1 | Ov | verview | 3 |
|---|--------------|---|----|
| | 1.1 | Block Diagram | 3 |
| | 1.2 | Features | 4 |
| | 1.2. | .1 CPU Core | 4 |
| | 1.2. | .2 Memory Sub-system | 4 |
| | 1.2. | .3 System Peripherals | 4 |
| | 1.2. | .4 Human Interface Peripherals | 5 |
| | 1.2. | .5 Storage Peripherals | 6 |
| | 1.2. | .6 Connectivity & Communication Peripherals | 7 |
| | 1.3 | Characteristic | 9 |
| 2 | Pa | ackaging and Pinout Information | 10 |
| | 2.1 | Overview | 10 |
| | 2.2 | Solder Process | 10 |
| | 2.3 | Package | 11 |
| | 2.4 | Pin Description | 13 |
| 3 | Elε | ectrical Specifications | 22 |
| | 3.1 | Absolute Maximum Ratings | 22 |
| | 3.2 | Recommended operating conditions | |
| | 3.3 | DC Specifications | |
| | 3.4 | Characteristics of CODEC | |
| | 3.5 | Power Consumption Specifications | |
| | 3.6 | AC Specifications | |
| | 3.7 | Oscillator Electrical Specifications | |
| | 3.7. | | |
| | 3.7. | | |
| | 3.8 | Power On, Reset and BOOT | |
| | 3.8. | 3 | |
| | 3.8. | • | |
| | 3.8. | | |
| | 3.9 | Memory Bus AC Specifications | |
| | 3.10 | Peripheral Module AC Specifications | |
| | 3.10 | ě | |
| | 3.10 3.10 | 3 | |
| | | 3 | |
| | 3.10 | 0.4 External DMA Request and Grant | 33 |





1 Overview

Jz4740 is a 32 Bits RISC processor targeting for mobile A/V and E-Learning applications. Incorporate the JzRISC core based on leading microarchitecture technology, this processor provides high integration, high performance and low power consumption solution for embedded device.

The JzRISC is the advanced and power-efficient 32-bit RISC core with 16K I-Cache and 16K D-Cache in this processor, operating at speeds up to 400MHz. On-chip modules such as LCD controller, embedded audio CODEC, embedded multi-channel SAR-ADC, AC97/I2S controller and camera interface offer designers a rich suite of peripherals for multimedia application. The memory interface supports a variety of memory types that allow flexible design requirements, include the glueless connection to SLC/MLC NAND Flash for cost sensitive applications. WLAN, Bluetooth and expansion options are provided through the USB 1.1 and MMC/SD host controllers. And the other peripherals such as USB 2.0 device, UART and SPI as well as general-system resources provide enough compute and connectivity capability for many applications. For the processor block diagram, refer to Figure 1-1.

1.1 Block Diagram




Figure 1-1 Jz4740 Diagram



1.2 Features

1.2.1 CPU Core

- 32-bit RISC CPU, clock up to 400MHz
- Low power consumption: < 0.5mW/MHz
- 16K I-Cache & 16K D-Cache
- MMU support with I-TLB, D-TLB and J-TLB
- Hardware Debug support via JTAG port
- With MXU to support media accelerattion extension instructions
- With smart prefect to accelerate media applications

1.2.2 Memory Sub-system

- Static memory interface
 - Direct interface to SRAM, ROM, Burst ROM, and NOR Flash
 - Six chip-select pin for static memory, each can be configured separately
 - Support 8, 16 or 32 bits data width
 - The size and base address of static memory banks are programmable
- NAND Flash interface
 - Support MLC NAND as well as SLC NAND
 - Support all 8-bit/16-bit NAND Flash devices regardless of density and organization
 - HAMMING and RS Hardware ECC
 - Support automatic boot up from NAND Flash devices
- Synchronous DRAM Interface
 - 1 banks with programmable size and base address
 - 32-bit and 16-bit data bus width is supported
 - Multiplexes row/column addresses according to SDRAM capacity
 - Two-bank or four-bank SDRAM is supported
 - Supports auto-refresh and self-refresh functions
 - Supports power-down mode to minimize the power consumption of SDRAM
 - Supports page mode
- Direct Memory Access Controller
 - Six independent DMA channels
 - Descriptor supported
 - Transfer data units: 8-bit, 16-bit, 32-bit, 16-byte or 32-byte
 - Transfer requests can be: auto-request within DMA; and on-chip peripheral module request
 - Interrupt on transfer completion or transfer error
 - Supports two transfer modes: single mode or block mode
- The Jz4740 processor system supports little endian only

1.2.3 System Peripherals

General-Purpose I/O ports



- Total GPIO pin number is 124
- Each pin can be configured as general-purpose input or output or multiplexed with internal chip functions
- Each pin can act as a interrupt source and has configurable rising/falling edge or high/low level detect manner, and can be masked independently
- Each pin can be configured as open-drain when output
- Each pin can be configured as internal resistor pull-up
- Clock generation and power management
 - On-chip oscillator circuit for an 32768Hz clock and an 12MHz clock
 - One On-chip phase-locked loops (PLL) with programmable multiple-ratio. Internal counter are used to ensure PLL stabilize time
 - PLL on/off is programmable by software
 - ICLK, PCLK, SCLK, MCLK and LCLK frequency can be changed separately for software by setting division ratio
 - Supports six low-power modes and function: NORMAL mode; DOZE mode; IDLE mode; SLEEP mode; HIBERNATE mode; and MODULE-STOP function.
- Interrupt controller
 - Total 28 maskable interrupt sources from on-chip peripherals and external request through GPIO ports
 - Interrupt source and pending registers for software handling
 - Unmasked interrupts can wake up the chip in sleep or standby mode
- Timer and counter unit with PWM output
 - Provide eight separate channels
 - 16-bit A counter and 16-bit B counter with auto-reload function every channel
 - Support interrupt generation when the A counter underflows
 - Three clock sources: RTCLK (real time clock), EXCLK (external clock input), PCLK
 (APB Bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected
 - PWM output supported
- Watchdog timer
 - 16-bit counter in RTC clock with 1, 4, 16, 64, 256 and 1024 clock dividing selected
 - Generate power-on reset
- RTC (Real Time Clock)
 - 32-bit second counter
 - 1Hz from 32768hz
 - Alarm interrupt
 - Independent power
 - A 32-bits scratch register used to indicate whether power down happens for RTC power

1.2.4 Human Interface Peripherals

- LCD controller
 - Single-panel display in active mode, and single- or dual-panel displays in passive mode



- 2, 4, 16 grayscales and up to 4096 colors in STN mode
- 2, 4, 16, 256, 4K, 32K, 64K, 256K and 16M colors in TFT mode
- 18 bit data bus support 1,2,4,8 pins STN panel, 16bit and 18bit TFT and 8bit I/F TFT
- Display size up to 800×600 pixels
- 256×16 bits internal palette RAM
- Support ITU601/656 data format
- Support smart LCD (SRAM-like interface LCD module)

AC97/I2S controller

- Supports 8, 16, 18, 20 and 24 bit for sample for AC-link and I2S/MSB-Justified format
- DMA transfer mode support
- Support variable sample rate mode for AC-link format
- Power down mode and two wake-up mode support for AC-link format
- Programmable Interrupt function support
- Support the embedded CODEC

Camera interface

- Input image size up to 2048×2048 pixels
- Supports CCIR656 data format
- 32×32 image data receive FIFO with DMA support

• Embedded Audio CODEC

- 18-bit DAC, SNR: 88dB
- 16-bit ADC, SNR: 85dB
- Sample rate: 8/11.025/12/16/22.05/24/32/44.1/48kHz
- L/R channels line input
- MIC input
- L/R channels headphone output amplifier support up to 32ohm load

SADC

- 12-bit, 2Mbps, SNR@500kHz is 61dB, THD@500kHz is -71dB
- XP/XN, YP/YN inputs for touch screen
- Battery voltage input
- 1 generic input Channel

1.2.5 Storage Peripherals

- MultiMedia Card/Secure Digital Controller
 - Compliant with "The MultiMediaCard System Specification version 3.3"
 - Compliant with "SD Memory Card Specification version 1.01" and "SDIO Card Specification version 1.0" with 1 command channel and 4 data channels
 - 20~80 Mbps maximum data rate



- Supports up to 10 cards (including one SD card)
- Maskable hardware interrupt for SD I/O interrupt, internal status, and FIFO status

NAND Flash Controller

- Incorporated in memory controller
- Support SLC/MLC NAND flash
- Hardware RS and HAMMING ECC engine

1.2.6 Connectivity & Communication Peripherals

- I2C bus interface
 - Only supports single master mode
 - Supports I2C standard-mode and F/S-mode up to 400 kHz
 - Double-buffered for receiver and transmitter
 - Supports general call address and START byte format after START condition

Synchronous serial interface

- Supports three formats: TI's SSP, National Microwire, and Motorola's SPI
- Configurable 2 17 (or multiples of them) bits data transfer
- Full-duplex/transmit-only/receive-only operation
- Supports normal transfer mode or Interval transfer mode
- Programmable transfer order: MSB first or LSB first
- 17-bit width, 128-level deep transmit-FIFO and receive-FIFO
- Programmable divider/prescaler for SSI clock
- Back-to-back character transmission/reception mode
- Up to 60M bps

UART

- 5, 6, 7 or 8 data bit operation with 1 or 1.5 or 2 stop bits, programmable parity (even, odd, or none)
- 16x8bit FIFO for transmit and 16x11bit FIFO for receive data
- Interrupt support for transmit, receive (data ready or timeout), and line status
- Supports DMA transfer mode
- Provide complete serial port signal for modem control functions
- Support slow infrared asynchronous interface (IrDA)
- IrDA function up to 115200bps baudrate
- UART function up to 921.6Kbps baudrate

USB host interface

- Open Host Controller Interface (OHCI)-compatible and USB Revision
 1.1-compatible
- USB device interface
 - Compliant with USB protocol revision 2.0
 - High speed and full speed supported



Embedded USB 2.0 PHY



1.3 Characteristic

| Item | Characteristic |
|----------------------|-----------------|
| Process Technology | 0.18um CMOS |
| Power supply voltage | I/O: 3.3 ± 0.3V |
| | Core: 1.8 ± 0.2 |
| Package | 193 BGA |
| | 13mm * 13mm |
| Operating frequency | 336 – 400MHz |
| Power consumption | 250mw @ 400MHz |



2 Packaging and Pinout Information

2.1 Overview

Jz4740 processor is packaged in a 193-pin ball grid array (LFBGA), has a square 13x13 and 4 rows ball assignment. The following figures and tables list all the functional pins.


All of the GPIO pins are multiplexed on the on-chip peripheral modules, and the reset state is general-purpose input with internal pull-up, except for WAIT_ pin, which is initial to WAIT_ function.


2.2 Solder Process

Jz4740 package is lead-free. It's reflow profile follows the IPC/JEDEC lead-free reflow profile as contained in <u>J-STD-020C</u>.



2.3 Package





Notes:

- Dimension is measured at the maximum solder ball diameter, parallel to primary datum C
- 2. A Primary datum C and seating plane are defined by the spherical crowns of the solder balls
- Package outline 15 x 15 matrix, 13.00mm x 13.00mm x 1.34mm, 0.70mm mold cap, 0.46mm ball, 0.80mm pitch, laminate substrate

Figure 2-1 Jz4740 package



| | | A | В | ၁ | D | ш | ட | 9 | I | ٦ | × | _ | M | Z | ۵ | 8 | |
|-----------------|----|----------|---------------------|----------|----------|---------|--------|---------|-----------------|----------------|--------|--------|---------------|---------|---------|-----------------|----|
| | 15 | TMS | TCK | ТБО | TEST_TE | MICBIAS | PWRON | RTCLKO | DP0 | DP1 | ΥN | PBAT | EXCLKO | SSI_CLK | MSC_CMD | MSC1_D0 MSC_CLK | 15 |
| | 14 | TRST | lat | BSEL0 | MICIN | HPLO | WKUP | RTCLK | DMO | DM1 | λЬ | SSI_DR | EXCLK | SSI_CE0 | MSC_D1 | MSC1_D0 | 14 |
| | 13 | CIM_D7 | CIM_D6 | BSEL1 | RLINEIN | HPRO | PPRST | RREF | VDDA | XN | XP | SSI_DT | SSI_CE1 | PWM0 | MSC_D3 | MSC_D2 | 13 |
| | 12 | CIM_D3 | CIM_D4 | CIM_D5 | LLINEIN | VREF | VDDRTC | HPVDD | VDDUSB | VDDPLL | ADIN1 | VDDADC | PWM3 | PWM6 | PWM2 | PWM1 | 12 |
| | 11 | CIM_D0 | CIM_D1 | CIM_D2 | VDDCDC | | | | | | | | WAIT | CS2 | CS1 | PWM7 | 11 |
| | 10 | CIM_MCLK | CIM_HSYN | CIM_PCLK | CIM_VSYN | _ | | HPVSS | | VSSPLL | | | CS4 | FWE | FRE | GPC30 | 10 |
| Top View BGA193 | 9 | LCD_PS | LCD_REV | LCD_CLS | LCD_SPL | | VSSCDC | VSSCORE | VSSUSB | VSSCOREVSSCORE | VSSADC | | A15 | WR | RD | cs3 | 6 |
| iew B(| 8 | LCD_DE | LCD_HSYN | LCD_VSYN | VDDIO | | | VSSCORE | VSSCORE VSSCORE | VSSCORE | | | VDDIO | PWM5 | PWM4 | A16 | 8 |
| Top V | 7 | LCD_D15 | LCD_D16 | LCD_D17 | VDDIO | | VSSIO | VSSIO | VSSCORE | VSSIO | VSSIO | | VDDCOR VDDCOR | D5 | D6 | 20 | 7 |
| | 6 | LCD_D12 | LCD_D13 | LCD_D14 | VDDCOR | | | VSSIO | | VSSIO | | | VDDCOR | D2 | D3 | D4 | 9 |
| | 5 | LCD_D8 | 60 ⁻ 001 | LCD_D10 | LCD_D11 | | | | | | | | D14 | D15 | D0 | D1 | 5 |
| | 4 | LCD_D5 | LCD_D6 | LCD_D7 | D27 | D31 | VDDIO | VDDIO | VDDCOR | VDDCOR | CAS | WE0 | A12 | D11 | D12 | D13 | 4 |
| | 3 | LCD_D3 | LCD_D4 | D24 | D28 | D16 | D19 | D22 | A2 | A10 | SDWE | WE1 | A11 | A7 | 6Q | D10 | 3 |
| | 2 | LCD_D1 | LCD_D2 | D25 | D29 | D17 | D20 | D23 | A1 | DCS | WE3 | СКО | A9 | A6 | A4 | D8 | 2 |
| | 1 | LCD_D0 | LCD_PCLK | D26 | D30 | D18 | D21 | A3 | A0 | RAS | WE2 | CKE | A8 | A5 | A13 | A14 | 1 |
| | | А | В | С | D | Ε | ட | 9 | Ŧ | ſ | X | _ | M | Z | Ь | Я | |



2.4 Pin Description

Table 2-1 EMC Pins (69 for Jz4740, 51 for Jz4720; all GPIO shared)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|--------------|----------|-------------|-------------|-------------------|--|-------|
| D0 PA0 | 10 10 | P5 | | 8mA, pullup-pe | D0: Memory data bus bit 0 PA0: GPIO group A bit 0 | VDDIO |
| D1 PA1 | 10 10 | R5 | | 8mA, pullup-pe | D1: Memory data bus bit 1 PA1: GPIO group A bit 1 | VDDIO |
| D2 PA2 | 10 10 | N6 | | 8mA, pullup-pe | D2: Memory data bus bit 2 PA2: GPIO group A bit 2 | VDDIO |
| D3 PA3 | 10 10 | P6 | | 8mA, pullup-pe | D3: Memory data bus bit 3 PA3: GPIO group A bit 3 | VDDIO |
| D4 PA4 | 10 10 | R6 | | 8mA, pullup-pe | D4: Memory data bus bit 4 PA4: GPIO group A bit 4 | VDDIO |
| D5 PA5 | 10 10 | N7 | | 8mA, pullup-pe | D5: Memory data bus bit 5 PA5: GPIO group A bit 5 | VDDIO |
| D6 PA6 | 10 10 | P7 | | 8mA, pullup-pe | D6: Memory data bus bit 6 PA6: GPIO group A bit 6 | VDDIO |
| D7 PA7 | 10 10 | R7 | | 8mA, pullup-pe | D7: Memory data bus bit 7 PA7: GPIO group A bit 7 | VDDIO |
| D8 PA8 | 10 10 | R2 | | 8mA, pullup-pe | D8: Memory data bus bit 8 PA8: GPIO group A bit 8 | VDDIO |
| D9 PA9 | 10 10 | P3 | | 8mA, pullup-pe | D9: Memory data bus bit 9 PA9: GPIO group A bit 9 | VDDIO |
| D10 PA10 | 10 10 | R3 | | 8mA, pullup-pe | D10: Memory data bus bit 10 PA10: GPIO group A bit 10 | VDDIO |
| D11 PA11 | 10 10 | N4 | | 8mA, pullup-pe | D11: Memory data bus bit 11 PA11: GPIO group A bit 11 | VDDIO |
| D12 PA12 | 10 10 | P4 | | 8mA, pullup-pe | D12: Memory data bus bit 12 PA12: GPIO group A bit 12 | VDDIO |
| D13 PA13 | 10 10 | R4 | | 8mA, pullup-pe | D13: Memory data bus bit 13 PA13: GPIO group A bit 13 | VDDIO |
| D14 PA14 | 10 10 | M5 | | 8mA, pullup-pe | D14: Memory data bus bit 14 PA14: GPIO group A bit 14 | VDDIO |
| D15 PA15 | 10 10 | N5 | | 8mA, pullup-pe | D15: Memory data bus bit 15 PA15: GPIO group A bit 15 | VDDIO |
| D16 PA16 | 10 10 | E3 | | 8mA, pullup-pe | D16: Memory data bus bit 16 PA16: GPIO group A bit 16 | VDDIO |
| D17 PA17 | 10 10 | E2 | | 8mA, pullup-pe | D17: Memory data bus bit 17 PA17: GPIO group A bit 17 | VDDIO |
| D18 PA18 | 10 10 | E1 | | 8mA, pullup-pe | D18: Memory data bus bit 18 PA18: GPIO group A bit 18 | VDDIO |
| D19 PA19 | 10 10 | F3 | | 8mA, pullup-pe | D19: Memory data bus bit 19 PA19: GPIO group A bit 19 | VDDIO |
| D20 PA20 | 10 10 | F2 | | 8mA, pullup-pe | D0: Memory data bus bit 20 PA0: GPIO group A bit 20 | VDDIO |
| D21 PA21 | 10 10 | F1 | | 8mA, pullup-pe | D0: Memory data bus bit 21 PA0: GPIO group A bit 21 | VDDIO |
| D22 PA22 | 10 10 | G3 | | 8mA, pullup-pe | D0: Memory data bus bit 22 PA0: GPIO group A bit 22 | VDDIO |
| D23 PA23 | 10 10 | G2 | | 8mA, pullup-pe | D0: Memory data bus bit 23 PA0: GPIO group A bit 23 | VDDIO |
| D24 PA24 | 10 10 | СЗ | | 8mA, pullup-pe | D0: Memory data bus bit 24 PA0: GPIO group A bit 24 | VDDIO |



| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|-------------------|--------------|-------------|-------------|--------------------|--|-------|
| D25 PA25 | 10 10 | C2 | | 8mA, pullup-pe | D0: Memory data bus bit 25 PA0: GPIO group A bit 25 | VDDIO |
| D26 PA26 | 10 10 | C1 | | 8mA, pullup-pe | D0: Memory data bus bit 26 PA0: GPIO group A bit 26 | VDDIO |
| D27 PA27 | 10 10 | D4 | | 8mA, pullup-pe | D0: Memory data bus bit 27 PA0: GPIO group A bit 27 | VDDIO |
| D28 PA28 | 10 10 | D3 | | 8mA, pullup-pe | D0: Memory data bus bit 28 PA0: GPIO group A bit 28 | VDDIO |
| D29 PA29 | 10 10 | D2 | | 8mA, pullup-pe | D0: Memory data bus bit 29 PA0: GPIO group A bit 29 | VDDIO |
| D30 PA30 | 10 10 | D1 | | 8mA, pullup-pe | D0: Memory data bus bit 30 PA0: GPIO group A bit 30 | VDDIO |
| D31 PA31 | 10 10 | E4 | | 8mA, pullup-pe | D0: Memory data bus bit 31 PA0: GPIO group A bit 31 | VDDIO |
| A0 PB0 | 0 10 | H1 | | 12mA, pullup-pe | A0: Static/SDRAM memory address bit 0 PB0: GPIO group B bit 0 | VDDIO |
| A1 PB1 | 0 10 | H2 | | 12mA, pullup-pe | A1: Static/SDRAM memory address bit 1 PB1: GPIO group B bit 1 | VDDIO |
| A2 PB2 | 0 10 | НЗ | | 12mA, pullup-pe | A2: Static/SDRAM memory address bit 2 PB2: GPIO group B bit 2 | VDDIO |
| A3 PB3 | 0 10 | G1 | | 12mA, pullup-pe | A3: Static/SDRAM memory address bit 3 PB3: GPIO group B bit 3 | VDDIO |
| A4 PB4 | 0 10 | P2 | | 12mA, pullup-pe | A4: Static/SDRAM memory address bit 4 PB4: GPIO group B bit 4 | VDDIO |
| A5 PB5 | 0 10 | N1 | | 12mA, pullup-pe | A5: Static/SDRAM memory address bit 5 PB5: GPIO group B bit 5 | VDDIO |
| A6 PB6 | 0 10 | N2 | | 12mA, pullup-pe | A6: Static/SDRAM memory address bit 6 PB6: GPIO group B bit 6 | VDDIO |
| A7 PB7 | 0 10 | N3 | | 12mA, pullup-pe | A7: Static/SDRAM memory address bit 7 PB7: GPIO group B bit 7 | VDDIO |
| A8 PB8 | 0 10 | M1 | | 12mA, pullup-pe | A8: Static/SDRAM memory address bit 8 PB8: GPIO group B bit 8 | VDDIO |
| A9 PB9 | 0 10 | M2 | | 12mA, pullup-pe | A9: Static/SDRAM memory address bit 9 PB9: GPIO group B bit 9 | VDDIO |
| A10 PB10 | 0 10 | J3 | | 12mA, pullup-pe | A10: Static/SDRAM memory address bit 10 PB10: GPIO group B bit 10 | VDDIO |
| A11 PB11 | 0 10 | МЗ | | 12mA, pullup-pe | A11: Static/SDRAM memory address bit 11 PB11: GPIO group B bit 11 | VDDIO |
| A12 PB12 | 0 10 | M4 | | 12mA, pullup-pe | A12: Static/SDRAM memory address bit 12 PB12: GPIO group B bit 12 | VDDIO |
| A13 PB13 | 0 10 | P1 | | 12mA, pullup-pe | A13: Static/SDRAM memory address bit 13 PB13: GPIO group B bit 13 | VDDIO |
| A14 PB14 | 0 10 | R1 | | 12mA, pullup-pe | A14: Static/SDRAM memory address bit 14 PB14: GPIO group B bit 14 | VDDIO |
| A15 CL PB15 | 0 0 10 | M9 | | 2mA, pullup-pe | A15: Static memory address bit 15 CL: NAND flash command latch PB15: GPIO group B bit 15 | VDDIO |
| A16 AL PB16 | 0 0 10 | R8 | | 2mA, pullup-pe | A16: Static memory address bit 16 AL: NAND flash address latch PB16: GPIO group B bit 16 | VDDIO |
| DCS_ PB19 | 0 10 | J2 | | 8mA, pullup-pe | DCS_: SDRAM chip select PB19: GPIO group B bit 19 | VDDIO |
| RAS_ PB20 | 0 10 | J1 | | 8mA, pullup-pe | RAS_: SDRAM row address strobe PB20: GPIO group B bit 20 | VDDIO |
| CAS_ PB21 | 0 10 | K4 | | 8mA, pullup-pe | CAS_: SDRAM column address strobe PB21: GPIO group B bit 21 | VDDIO |



| Ingenic | - | 1 | 1 | ı | | |
|-------------------------|---------|-------------|-------------|-------------------------------|--|-------|
| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
| SDWE_& BUFD_ PB22 | 0 10 | K3 | | 12mA, pullup-pe | SDWE_: SDRAM write enable BUFD_: Select CPU to SRAM chip direction in data bi-direction buffer PB22: GPIO group B bit 22 | VDDIO |
| CKE PB23 | 0 10 | L1 | | 8mA, pullup-pe | CKE: SDRAM clock enable PB23: GPIO group B bit 23 | VDDIO |
| CKO PB24 | 0 10 | L2 | | 12mA, pullup-pe | CKO: SDRAM clock PB24: GPIO group B bit 24 | VDDIO |
| CS1_ PB25 | 0 10 | P11 | | 2mA, pullup-pe | CS1_: Static memory chip select 1 PB25: GPIO group B bit 25 | VDDIO |
| CS2_ PB26 | 0 10 | N11 | | 2mA, pullup-pe | CS2_: Static memory chip select 2 PB26: GPIO group B bit 26 | VDDIO |
| CS3_ PB27 | 0 10 | R9 | | 2mA, pullup-pe | CS3_: Static memory chip select 3 PB27: GPIO group B bit 27 | VDDIO |
| CS4_ PB28 | 0 10 | M10 | | 2mA, pullup-pe | CS4_: Static memory chip select 4 PB28: GPIO group B bit 28 | VDDIO |
| RD_ PB29 | 0 10 | P9 | | 2mA, pullup-pe | RD_: Static memory read strobe PB29: GPIO group B bit 29 | VDDIO |
| WR_ PB30 | 0 10 | N9 | | 2mA, pullup-pe | WR_: Static memory write strobe PB30: GPIO group B bit 30 | VDDIO |
| WE0_ PB31 | 0 10 | L4 | | 8mA, pullup-pe | WE0_: SDR/Static memory byte 0 write enable PB31: GPIO group B bit 31 | VDDIO |
| WE1_ PC24 | 0 10 | L3 | | 8mA, pullup-pe | WE1_: SDR/Static memory byte 1 write enable PC24: GPIO group C bit 24 | VDDIO |
| WE2_ PC25 | 0 10 | K1 | | 8mA, pullup-pe | WE2_: SDR/Static memory byte 2 write enable PC25: GPIO group C bit 25 | VDDIO |
| WE3_ PC26 | 0 10 | K2 | | 8mA, pullup-pe | WE3_: SDR/Static memory byte 3 write enable PC26: GPIO group C bit 26 | VDDIO |
| WAIT_ PC27 | IO | M11 | | 2mA, Schmitt, pullup-pe | WAIT_: Slow static memory/device wait signal PC27: GPIO group C bit 27 | VDDIO |
| FRE_ PC28 | 0 10 | P10 | | 2mA, pullup-pe | FRE_: NAND flash read enable PC28: GPIO group C bit 28 | VDDIO |
| FWE_ PC29 | 0 10 | N10 | | 2mA, pullup-pe | FWE_: NAND flash write enable PC29: GPIO group C bit 29 | VDDIO |
| PC30 (FRB) | Ю | R10 | | 2mA, pullup-pe | PC30: GPIO group C bit 30. If NAND flash is used, it should connect to NAND FRB (NAND flash ready/busy) | VDDIO |

Table 2-2 LCDC Pins (26 for Jz4740, 20 for Jz4720; all GPIO shared)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|------------------------|--------------|-------------|-------------|-------------------|---|-------|
| LCD_CLS A21 PB17 | 0 0 10 | C9 | | 4mA, pullup-pe | LCD_CLS: LCD CLS output A21: Static memory address bit 21 PB17: GPIO group B bit 17 | VDDIO |
| LCD_SPL A22 PB18 | 0 0 10 | D9 | | 4mA, pullup-pe | LCD_SPL: LCD SPL output A22: Static memory address bit 22 PB18: GPIO group B bit 18 | VDDIO |
| LCD_D0 PC0 | 0 10 | A1 | | 4mA, pullup-pe | LCD_D0: LCD data bit 0 PC0: GPIO group C bit 0 | VDDIO |
| LCD_D1 PC1 | 0 10 | A2 | | 4mA, pullup-pe | LCD_D1: LCD data bit 1 PC1: GPIO group C bit 1 | VDDIO |



| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|-----------------------|--------------|-------------|-------------|-------------------|---|-------|
| LCD_D2 PC2 | 0 10 | B2 | | 4mA, pullup-pe | LCD_D2: LCD data bit 2 PC2: GPIO group C bit 2 | VDDIO |
| LCD_D3 PC3 | 0 10 | А3 | | 4mA, pullup-pe | LCD_D3: LCD data bit 3 PC3: GPIO group C bit 3 | VDDIO |
| LCD_D4 PC4 | 0 10 | В3 | | 4mA, pullup-pe | LCD_D4: LCD data bit 4 PC4: GPIO group C bit 4 | VDDIO |
| LCD_D5 PC5 | 0 10 | A4 | | 4mA, pullup-pe | LCD_D5: LCD data bit 5 PC5: GPIO group C bit 5 | VDDIO |
| LCD_D6 PC6 | 0 10 | B4 | | 4mA, pullup-pe | LCD_D6: LCD data bit 6 PC6: GPIO group C bit 6 | VDDIO |
| LCD_D7 PC7 | 0 10 | C4 | | 4mA, pullup-pe | LCD_D7: LCD data bit 7 PC7: GPIO group C bit 7 | VDDIO |
| LCD_D8 PC8 | 0 10 | A5 | | 4mA, pullup-pe | LCD_D8: LCD data bit 8 PC8: GPIO group C bit 8 | VDDIO |
| LCD_D9 PC9 | 0 10 | B5 | | 4mA, pullup-pe | LCD_D9: LCD data bit 9 PC9: GPIO group C bit 9 | VDDIO |
| LCD_D10 PC10 | 0 10 | C5 | | 4mA, pullup-pe | LCD_D10: LCD data bit 10 PC10: GPIO group C bit 10 | VDDIO |
| LCD_D11 PC11 | 0 10 | D5 | | 4mA, pullup-pe | LCD_D11: LCD data bit 11 PC11: GPIO group C bit 11 | VDDIO |
| LCD_D12 PC12 | 0 10 | A6 | | 4mA, pullup-pe | LCD_D12: LCD data bit 12 PC12: GPIO group C bit 12 | VDDIO |
| LCD_D13 PC13 | 0 10 | В6 | | 4mA, pullup-pe | LCD_D13: LCD data bit 13 PC13: GPIO group C bit 13 | VDDIO |
| LCD_D14 PC14 | 0 10 | C6 | | 4mA, pullup-pe | LCD_D14: LCD data bit 14 PC14: GPIO group C bit 14 | VDDIO |
| LCD_D15 PC15 | 0 10 | A7 | | 4mA, pullup-pe | LCD_D15: LCD data bit 15 PC15: GPIO group C bit 15 | VDDIO |
| LCD_D16 PC16 | 0 10 | В7 | | 4mA, pullup-pe | LCD_D16: LCD data bit 16 PC20: GPIO group C bit 16 | VDDIO |
| LCD_D17 PC17 | 0 10 | D7 | | 4mA, pullup-pe | LCD_D17: LCD data bit 17 PC17: GPIO group C bit 17 | VDDIO |
| LCD_PCLK PC18 | 10 10 | B1 | | 4mA, pullup-pe | LCD_PCLK: LCD pixel clock PC18: GPIO group C bit 18 | VDDIO |
| LCD_HSYNC PC19 | 10 10 | B8 | | 4mA, pullup-pe | LCD_HSYNC: LCD line clock/horizonal sync PC19: GPIO group C bit 19 | VDDIO |
| LCD_VSYNC PC20 | 10 10 | C8 | | 4mA, pullup-pe | LCD_VSYNC: LCD frame clock/vertical sync PC20: GPIO group C bit 20 | VDDIO |
| LCD_DE PC21 | 0 | A8 | | 4mA, pullup-pe | LCD_DE: STN AC bias drive/non-STN data enable PC21: GPIO group C bit 21 | VDDIO |
| LCD_PS A19 PC22 | 0 0 10 | A9 | | 4mA, pullup-pe | LCD_PS: LCD PS output for special TFT A19: Static memory address bit 19 PC22: GPIO group C bit 22 | VDDIO |



| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|------------------------|-------|-------------|-------------|------------------|---|-------|
| LCD_REV A20 PC23 | 0 0 0 | В9 | | pullup-pe | LCD_REV: LCD REV output for special TFT A20: Static memory address bit 20 PC23: GPIO group C bit 23 | VDDIO |

Table 2-3 USB device 2.0 and host 1.1 Pins (8 for Jz4740, 8 for Jz4720)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|--------------|-----|-------------|-------------|------------------|---|--------------------|
| DP0 | AIO | H15 | | | DP0: USB 2.0 device data plus | VDD _{USB} |
| DM0 | AIO | H14 | | | DM0: USB 2.0 device data minus | VDD _{USB} |
| RREF | AIO | G13 | | | RREF: External Reference for USB 2.0 device. Connect a $10k\Omega$ external reference resistor, with 1% tolerance to analog ground VSSUSB | VDD _{USB} |
| VDDA | AIO | H13 | | | VDDA: For USB 2.0 device. Connect a 0.1µF capacitor to analog ground VSSUSB | VDD _{USB} |
| VDDUSB | Р | H12 | | | VDDUSB: USB analog power, 3.3V | - |
| VSSUSB | Р | Н9 | | | VSSUSB: USB analog ground | - |
| DP1 | AIO | J15 | | | DP1: USB 1.1 host data plus | VDD _{USB} |
| DM1 | AIO | J14 | | | DM1: USB 1.1 host data minus | VDD _{USB} |

Table 2-4 SSI/AIC Pins (5 for Jz4740, 5 for Jz4720; all GPIO shared)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|--------------------------------|---------------------|-------------|-------------|-------------------|---|-------|
| SSI_CLK SCLK_RSTN PD18 | 000 | N15 | | 2mA, pullup-pe | SSI_CLK: SSI clock output SCLK_RSTN: I2S system clock output or AC97 reset output PD18: GPIO group D bit 18 | VDDIO |
| SSI_CE0_ BCLK PD19 | 0 10 10 | N14 | | 2mA, pullup-pe | SSI_CE0_: SSI chip enable 0 BCLK: AC97/I2S bit clock PD19: GPIO group D bit 19 | VDDIO |
| SSI_DT SDATO PD20 | 0 0 10 | L13 | | 2mA, pullup-pe | SSI_DT: SSI data output SDATO: AC97/I2S serial data output PD20: GPIO group D bit 20 | VDDIO |
| SSI_DR SDATI PD21 | | L14 | | 2mA, pullup-pe | SSI_DR: SSI data input SDATI: AC97/I2S serial data input PD21: GPIO group D bit 21 | VDDIO |
| SSI_CE1G PC SYNC PD22 | O IO IO | M13 | | 2mA, pullup-pe | SSI_CE1GPC: SSI chip enable 1 or general-purpose control signal SYNC: AC97 frame SYNC or I2S Left/Right PD22: GPIO group D bit 22 | VDDIO |

Table 2-5 TCU/I2C/UART Pins (8 for Jz4740, 6 for Jz4720; all GPIO shared)

| Pin Names | Ю | 4740 Loc | _ | IO Cell Char. | Pin Description | Power |
|-------------------------|---------------|-------------|---|-------------------|---|-------|
| PWM0 I2C_SDA PD23 | 0 10 10 | N13 | | 4mA, pullup-pe | PWM0: PWM 0 output I2C_SDA: I2C serial data PD23: GPIO group D bit 23 | VDDIO |
| PWM1 I2C_SCK | 0 10 | R12 | | 4mA, pullup-pe | PWM1: PWM 1 output I2C_SCK: I2C serial clock | VDDIO |



| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|---------------------------|----------------------|-------------|-------------|-------------------|---|-------|
| PD24 | Ю | | | | PD24: GPIO group D bit 24 | |
| PWM2 UART_TxD PD25 | 0 0 0 | P12 | | 2mA, pullup-pe | PWM2: PWM 2 output UART_TxD: UART transmitting data PD25: GPIO group D bit 25 | VDDIO |
| PWM3 UART_RxD PD26 | 0 | M12 | | 2mA, pullup-pe | PWM3: PWM 3 output UART_RxD: UART Receiving data PD26: GPIO group D bit 26 | VDDIO |
| PWM4 A17 PD27 | 0 0 0 | P8 | | 2mA, pullup-pe | PWM4: PWM 4 output A17: Static memory address bit 17 PD27: GPIO group D bit 27 | VDDIO |
| PWM5 A18 PD28 | 0 0 0 | N8 | | 2mA, pullup-pe | PWM5: PWM 5 output A18: Static memory address bit 18 PD28: GPIO group D bit 28 | VDDIO |
| PWM6 UART_CTS_ PD30 | 0 1 10 | N12 | | 2mA, pullup-pe | PWM6: PWM 6 output UART_CTS_: UART CTS_ input PD30: GPIO group D bit 30 | VDDIO |
| PWM7 UART_RTS_ PD31 | 0 0 10 | R11 | | 2mA, pullup-pe | PWM7: PWM 7 output UART_RTS_: UART RTS_ output PD31: GPIO group D bit 31 | VDDIO |

Table 2-6 SAR ADC Pins (8 for Jz4740, 7 for Jz4720)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|--------------|----|-------------|-------------|------------------|---|-------------|
| XP | Al | K13 | | | XP: Touch screen X+ input | VDD_{ADC} |
| XN | Al | J13 | | | XN: Touch screen X- input | VDD_{ADC} |
| YP | Al | K14 | | | YP: Touch screen Y+ input | VDD_{ADC} |
| YN | Al | K15 | | | YN: Touch screen Y- input | VDD_{ADC} |
| PBAT/ADIN0 | Al | L15 | | | ADIN0: Battery voltage input or ADC general purpose input 0 | VDD_{ADC} |
| ADIN1 | Al | K12 | | | ADIN1: ADC general purpose input 1 | VDD_{ADC} |
| VDDADC | Р | L12 | | | VDDADC: ADC analog power, 3.3 V | - |
| VSSADC | Р | K9 | | | VDDADC: ADC analog ground | - |

Table 2-7 Audio CODEC Pins (11 for Jz4740, 9 for Jz4720)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|--------------|----|-------------|-------------|------------------|---|--------------------|
| LHPO | АО | E14 | | | LHPO: Left headphone out | VDD_{CDC} |
| RHPO | АО | E13 | | | RHPO: Right headphone out | VDD _{CDC} |
| MICIN | ΑI | D14 | | | MICIN: Microphone input | VDD_{CDC} |
| MICBIAS | АО | E15 | | | MICBIAS: Microphone bias | VDD _{CDC} |
| LLINEIN | Al | D12 | | | LLINEIN: Left line input | VDD_{CDC} |
| RLINEIN | Al | D13 | | | RLINEIN: Right line input | VDD _{CDC} |
| VREF | AO | E12 | | | VREF: Voltage Reference Output. An electrolytic capacitor more than $10\mu F$ in parallel with a $0.1\mu F$ ceramic capacitor attached from this pin to VSSCDC eliminates the effects of high frequency noise | VDD _{CDC} |
| VDDHP | Р | G12 | | | VDDHP: Headphone amplifier power, 3.3V | - |



| Pin Names | Ю | | _ | IO Cell Char. | Pin Description | Power |
|--------------|---|-----|---|------------------|-----------------------------------|-------|
| VSSHP | Р | G10 | | | VSSHP: Headphone amplifier ground | - |
| VDDCDC | Р | D11 | | | VDDCDC: CODEC analog power, 3.3V | - |
| VSSCDC | Р | F9 | | | VSSCDC: CODEC analog ground | - |

Table 2-8 CIM Pins (12 for Jz4740, 0 for Jz4720; all GPIO shared)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|-------------------|---------|-------------|-------------|-------------------|--|-------|
| CIM_D0 PD00 | I IO | A11 | | 4mA, pullup-pe | CIM_D0: CIM data input bit 0 PD00: GPIO group D bit 0 | VDDIO |
| CIM_D1 PD01 | I IO | B11 | | 4mA, pullup-pe | CIM_D1: CIM data input bit 1 PD01: GPIO group D bit 1 | VDDIO |
| CIM_D2 PD02 | I IO | C11 | | 4mA, pullup-pe | CIM_D2: CIM data input bit 2 PD02: GPIO group D bit 2 | VDDIO |
| CIM_D3 PD03 | I IO | A12 | | 4mA, pullup-pe | CIM_D3: CIM data input bit 3 PD03: GPIO group D bit 3 | VDDIO |
| CIM_D4 PD04 | I 10 | B12 | | 4mA, pullup-pe | CIM_D4: CIM data input bit 4 PD04: GPIO group D bit 4 | VDDIO |
| CIM_D5 PD05 | I 10 | C12 | | 4mA, pullup-pe | CIM_D5: CIM data input bit 5 PD05: GPIO group D bit 5 | VDDIO |
| CIM_D6 PD06 | I 10 | B13 | | 4mA, pullup-pe | CIM_D6: CIM data input bit 6 PD06: GPIO group D bit 6 | VDDIO |
| CIM_D7 PD07 | I 10 | A13 | | 4mA, pullup-pe | CIM_D7: CIM data input bit 7 PD07: GPIO group D bit 7 | VDDIO |
| CIM_MCLK PD14 | 0 10 | A10 | | 4mA, pullup-pe | CIM_MCLK: CIM master clock output PD14: GPIO group D bit 14 | VDDIO |
| CIM_PCLK PD15 | I IO | C10 | | 4mA, pullup-pe | CIM_PCLK: CIM pixel clock input PD15: GPIO group D bit 15 | VDDIO |
| CIM_VSYNC PD16 | I IO | D10 | | 4mA, pullup-pe | CIM_VSYNC: CIM VSYNC input PD16: GPIO group D bit 16 | VDDIO |
| CIM_HSYNC PD17 | I IO | B10 | | 4mA, pullup-pe | CIM_HSYNC: CIM HSYNC input PD17: GPIO group D bit 17 | VDDIO |

Table 2-9 MSC (MMC/SD) Pins (6 for Jz4740, 6 for Jz4720; all GPIO shared)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|----------------|----------|-------------|-------------|-------------------|---|-------|
| MSC_D0 PD10 | 10 10 | R14 | | 4mA, pullup-pe | MSC_D0: MSC data bit 0 PD10: GPIO group D bit 10 | VDDIO |
| MSC_D1 PD11 | 10 10 | P14 | | 4mA, pullup-pe | MSC_D0: MSC data bit 1 PD11: GPIO group D bit 11 | VDDIO |
| MSC_D2 PD12 | 10 10 | R13 | | 4mA, pullup-pe | MSC_D0: MSC data bit 2 PD12: GPIO group D bit 12 | VDDIO |
| MSC_D3 PD13 | 10 10 | P13 | | 4mA, pullup-pe | MSC_D0: MSC data bit 3 PD13: GPIO group D bit 13 | VDDIO |



| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|-----------------|----------|-------------|-------------|------------------|---|-------|
| | | | | | | |
| MSC_CMD PD08 | 10 10 | P15 | | | MSC_CMD: MSC command PD08: GPIO group D bit 8 | VDDIO |
| MSC_CLK PD09 | 0 10 | R15 | | | MSC_CLK: MSC clock output PD09: GPIO group D bit 9 | VDDIO |

Table 2-10 CPM Pins (4 for Jz4740, 4 for Jz4720)

| Pin Names | Ю | 4740 Loc | _ | IO Cell Char. | Pin Description | Power |
|--------------|----|-------------|---|---------------------------|---------------------------------------|-------|
| EXCLK | Al | M14 | | | EXCLK: OSC input or 12MHz clock input | VDDIO |
| EXCLKO | AO | M15 | | Oscillator, OSC on/off | EXCLKO: OSC output | VDDIO |
| VDDPLL | Р | J12 | | | VDDPLL: PLL analog power, 1.8V | - |
| VSSPLL | Р | J10 | | | VSSPLL: PLL analog ground | - |

Table 2-11 RTC Pins (6 for Jz4740, 7 for Jz4720; all GPIO shared)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|---------------|----------|-------------|-------------|--------------------|--|--------------------|
| RTCLK | Al | G14 | | 32768Hz | RTCLK: OSC input | VDD_{RTC} |
| RTCLKO | АО | G15 | | Oscillator | RTCLKO: OSC output or 32768Hz clock input | VDD_{RTC} |
| PWRON_ | AO | F15 | | ~2mA, Open-Draw | PWRON_: Power on/off control of main power | VDD _{RTC} |
| WKUP_ PD29 | AI AI | F14 | | Schmitt | WKUP_: Wake signal after main power down PD29: GPIO group D bit 29, input/interrupt only | VDD _{RTC} |
| PPRST_ | Al | F13 | | Schmitt | PPRST_: RTC power on reset and RESET-KEY reset input | VDD_{RTC} |
| VDDRTC | Р | F12 | | | VDDRTC: 3.3V power for RTC and hibernating mode controlling that never power down | - |
| VSSRTC | Р | | | | VSSRTC: RTC ground | - |

Table 2-12 JTAG/UART Pins (5 for Jz4740, 5 for Jz4720)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|-----------------|-----|-------------|-------------|-----------------------|---|-------|
| TRST_ | I | A14 | | Schmitt, pull-down | TRST_: JTAG reset | VDDIO |
| TCK | I | B15 | | Schmitt, pull-down | TCK: JTAG clock | VDDIO |
| TMS | I | A15 | | Schmitt, pull-up | TMS: JTAG mode select | VDDIO |
| TDI UART_RxD | 1 | B14 | | Schmitt, pull-up | TDI: JTAG serial data input UART_RxD: UART Receiving data, PC31 is used to select between JTAG and UART | VDDIO |
| TDO UART_TxD | 0 0 | C15 | | 4mA | TDO: JTAG serial data output UART_TxD: UART transmitting data, PC31 is used to select between JTAG and UART | VDDIO |



Table 2-13 System Pins (3 for Jz4740, 3 for Jz4720)

| Pin Names | Ю | 4740 Loc | _ | IO Cell Char. | Pin Description | Power |
|--------------|---|-------------|---|-----------------------|--|-------|
| BOOT_SEL0 | I | C14 | | Schmitt | BOOT_SEL0: Boot select bit 0 | VDDIO |
| BOOT_SEL1 | I | C13 | | Schmitt | BOOT_SEL1: Boot select bit 1 | VDDIO |
| TEST_TE | I | D15 | | Schmitt, pull-down | TEST_TE: Manufacture test enable, program readable | VDDIO |
| CHIP_MD | ı | | | Schmitt | CHIP_MD: 0 – BGA193 package, 1 – COB package | VDDIO |

Table 2-14 IO/Core power supplies (22 for Jz4740, ? for Jz4720)

| Pin Names | Ю | 4740 Loc | 4720 Loc | IO Cell Char. | Pin Description | Power |
|--------------|---|----------------------------|-------------|------------------|-------------------------------------|-------|
| VDDIO | Р | D7 D8 F4 G4 M8 | | | VDDIO: 5 IO digital power, 3.3V | - |
| VSSIO | Р | F7 G6 G7 J6 J7 K7 | | | VSSIO: 6 IO digital ground | - |
| VDDCORE | Р | D6 H4 J4 M6 M7 | | | VDDCORE: 5 CORE digital power, 1.8V | - |
| VSSCORE | Р | G8 G9 H7 H8 J8 J9 | | | VSSCORE: 6 CORE digital ground | - |

Notes:

- 1. The meaning of phases in IO cell characteristics are
 - a) 2/4/8/12mA out: The IO cell's output driving strength is about 2/4/8/12mA
 - b) Pull-up: The IO cell contains a pull-up resistor
 - c) Pull-down: The IO cell contains a pull-down resistor
 - d) Pullup-pe: The IO cell contains a pull-up resistor and the pull-up resistor can be enabled or disabled by setting corresponding register.
 - e) Schmitt: The IO cell is Schmitt trig input



3 Electrical Specifications

3.1 Absolute Maximum Ratings

The absolute maximum ratings for the processors are listed in Table 3-1. Do not exceed these parameters or the part may be damaged permanently. Operation at absolute maximum ratings is not guaranteed.

Table 3-1 Absolute Maximum Ratings

| Parameter | Min | Max | Unit |
|--|------|------|------|
| Storage Temperature | -65 | 150 | °C |
| Operation Temperature | -40 | 125 | °C |
| VDDIO power supplies voltage | -0.5 | 4.6 | V |
| VDDUSB power supplies voltage | -0.3 | 3.9 | V |
| VDDCDC power supplies voltage | -0.3 | 4.0 | V |
| VDDHP power supplies voltage | -0.3 | 4.0 | V |
| VDDADC power supplies voltage | -0.3 | 4.0 | V |
| VDDRTC power supplies voltage | -0.3 | 4.0 | V |
| VDDcore power supplies voltage | -0.2 | 2.2 | V |
| VDDPLL power supplies voltage | -0.5 | 2.5 | V |
| Input voltage to VDDIO supplied non-supply pins | -0.5 | 4.6 | V |
| Input voltage to VDDUSB supplied non-supply pins | -0.5 | 5.0 | V |
| Input voltage to VDDADC supplied non-supply pins | -0.5 | 4.0 | V |
| Input voltage to VDDCDC supplied non-supply pins | -0.5 | 4.0 | V |
| Input voltage to VDDRTC supplied non-supply pins | -0.5 | 4.0 | V |
| Output voltage from VDDIO supplied non-supply pins | -0.5 | 4.6 | V |
| Output voltage from VDDUSB supplied non-supply pins | -0.5 | 5.0 | V |
| Output voltage from VDDADC supplied non-supply pins | -0.5 | 4.0 | V |
| Output voltage from VDDCDC supplied non-supply pins | -0.5 | 4.0 | V |
| Output voltage from VDDRTC supplied non-supply pins | -0.5 | 4.0 | V |
| Maximum ESD stress voltage, Human Body Model; Any pin to | | | |
| any supply pin, either polarity, or Any pin to all non-supply pins | | 2000 | V |
| together, either polarity. Three stresses maximum. | | | |



3.2 Recommended operating conditions

Table 3-2 Recommended operating conditions for power supplies

| Symbol | Description | Min | Typical | Max | Unit |
|-------------------|-----------------------|------|---------|------|------|
| V _{IO} | VDDIO voltage | 2.97 | 3.3 | 3.63 | V |
| V _{USB} | VDDUSB voltage | 3.0 | 3.3 | 3.6 | V |
| V _{CDC} | VDDCDC voltage | 3.0 | 3.3 | 3.6 | V |
| V _{HP} | VDDHP voltage | 3.0 | 3.3 | 3.6 | V |
| V _{ADC} | VDDADC voltage | 3.0 | 3.3 | 3.6 | V |
| V _{RTC} | VDDRTC voltage | 3.0 | 3.3 | 3.6 | V |
| V _{CORE} | VDDcore voltage | 1.62 | 1.8 | 1.98 | V |
| V _{PLL} | VDDPLL analog voltage | 1.62 | 1.8 | 1.98 | V |

Table 3-3 Recommended operating conditions for VDDIO supplied digital pins

| Symbol | Parameter | Min | Typical | Max | Unit |
|-----------------|--------------------|------|---------|-----|------|
| V_{IH} | Input high voltage | 2.0 | | 3.6 | V |
| V _{IL} | Input low voltage | -0.3 | | 0.8 | V |

Table 3-4 Recommended operating conditions for USB 2.0 Device DP/DM pins

| Symbol | Description | Min | Typical | Max | Unit |
|------------------|---|-----|---------|-----------|------|
| V _{ILH} | Input voltage range for full speed applications | 0 | | V_{USB} | ٧ |
| V _{ILH} | Input voltage range for high speed applications | 120 | | 400 | mV |

Table 3-5 Recommended operating conditions for USB 1.1 Host pins

| Symbol | Description | Min | Typical | Max | Unit |
|-----------|---------------------|-----|---------|-----------|------|
| V_{ILH} | Input voltage range | 0 | | V_{USB} | V |

Table 3-6 Recommended operating conditions for ADC pins

| Symbol | Description | Min | Typical | Max | Unit |
|------------------------|--|-----|---------|-----------|------|
| V _{ILH-PBAT1} | PBAT input voltage range when measuring low | 0 | | 2.5 | V |
| - ILII-PBATT | voltage battery | • | | | |
| V | PBAT input voltage range when measuring high | 0 | | 6 | V |
| V _{ILH-PBAT2} | voltage battery | O | | 6 | V |
| V _{ILH-ADIN1} | ADIN1 input low voltage range | 0 | | V_{ADC} | V |
| V _{ILH-TSC} | XN/XP/YN/YP input voltage range | 0 | | V_{ADC} | |

Table 3-7 Recommended operating conditions for VDDRTC supplied pins



| Symbol | Parameter | Min | Typical | Max | Unit |
|-----------------|--------------------|------|---------|-----|------|
| V _{IH} | Input high voltage | 2.0 | | 3.6 | V |
| V_{IL} | Input low voltage | -0.3 | | 0.8 | V |

Table 3-8 Recommended operating conditions for others

| Symbol | Description | Min | Typical | Max | Unit |
|----------------|---------------------|-----|---------|-----|------|
| T _A | Ambient temperature | 0 | | 85 | °C |



3.3 DC Specifications

The DC characteristics for each pin include input-sense levels and output-drive levels and currents. These parameters can be used to determine maximum DC loading, and also to determine maximum transition times for a given load. All DC specification values are valid for the entire temperature range of the device.

Table 3-9 DC characteristics for VDDIO pins

| Symbol | Parameter | Min | Typical | Max | Unit |
|-----------------|---|------|---------|------|------|
| V _T | Threshold point | 1.46 | 1.59 | 1.75 | V |
| V _{T+} | Schmitt trig low to high threshold point | 1.44 | 1.50 | 1.56 | V |
| V _{T-} | Schmitt trig high to low threshold point | 0.88 | 0.94 | 0.99 | V |
| IL | Input Leakage Current | | | ±10 | μA |
| l _{oz} | Tri-State output leakage current | | | ±10 | μA |
| R _{PU} | Pull-up Resistor | 50 | 65 | 100 | kΩ |
| R _{PD} | Pull-down Resistor | 40 | 56 | 107 | kΩ |
| V _{OL} | Output low voltage @I _{OL} =2, 4, 8, 12mA | | | 0.4 | V |
| V _{OH} | Output high voltage @I _{OH} =2, 4, 8, 12mA | 2.4 | | | V |
| | Low level output current @V _{OL} =0.4V for cells of | | | | |
| | 2mA | 2.2 | 3.7 | 4.6 | |
| I _{OL} | 4mA | 4.4 | 7.4 | 9.2 | mA |
| | 8mA | 8.9 | 14.7 | 18.4 | |
| | 12mA | 13.3 | 22.1 | 27.5 | |
| | High level output current @V _{OH} =2.4V for cells of | | | | |
| | 2mA | 2.5 | 5.1 | 7.9 | |
| I _{OH} | 4mA | 5.0 | 10.2 | 15.9 | mA |
| | 8mA | 10.0 | 20.4 | 31.7 | |
| | 12mA | 15.0 | 30.6 | 47.6 | |

Table 3-10 DC characteristics for USB 2.0 Device DP/DM pins

| Symbol | Description | Min | Typical | Max | Unit |
|-----------------|---------------------|-----|---------|------------------|------|
| V _{OL} | Output low voltage | 0 | | V_{USB} | V |
| V _{OH} | Output high voltage | 0 | | 400 | mV |

Table 3-11 DC characteristics for USB 1.1 Host pins

| Symbol | Description | Min | Typical | Max | Unit |
|------------------|---------------------------------|-----|---------|-----------|------|
| V _{OLH} | Output voltage range | 0 | | V_{USB} | V |
| V_{DI} | Differential input sensitivity | 0.2 | | | V |
| V _{CM} | Differential common mode range | 0.8 | | 2.5 | V |
| V _{SE} | Single ended receiver threshold | 0.8 | | 2.0 | V |



| l _{OZ} | Tri-State leakage current | | ±10 | μA |
|-----------------|--|-----|-----|----|
| Z_{DRV} | Driver output resistance, including damping resistor | 24 | 44 | Ω |
| V _{OL} | Static output low voltage | | 0.3 | V |
| V _{OH} | Static output high voltage | 2.8 | | V |

Table 3-12 DC characteristics for ADC pins

| Symbol | Description | Min | Typical | Max | Unit |
|-----------------|---------------------------------|------------------------|---------|------------------------|------|
| V_{OH} | XN/XP/YN/YP output high voltage | 0.9 * V _{ADC} | | V_{ADC} | V |
| V _{OL} | XN/XP/YN/YP output low voltage | 0 | | 0.1 * V _{ADC} | V |

Table 3-13 DC characteristics for VDDRTC supplied pins

| Symbol | Parameter | Min | Typical | Max | Unit |
|-----------------|---------------------|------|---------|-----|------|
| V_{OH} | Output high voltage | 2.0 | | 3.6 | V |
| V _{OL} | Output low voltage | -0.3 | | 0.8 | V |



3.4 Characteristics of CODEC

Table 3-14 CODEC characteristics

| Parameter | Conditions | Min | Typical | Max | Unit |
|-------------------------------------|----------------|------|---------|------|------|
| S/N (A-weighted)-DAC | Note 1 | | 90 | | dB |
| S/N (A-weighted)-ADC | Note 1 | | 85 | | dB |
| Dynamic range (A-weighted) @-60dB | Fin@1kHz | | 90 | | dB |
| THD+N (A-weighted) @-6dB-DAC | Note 2 | | | | dB |
| THD+N (A-weighted) @-6dB-ADC | Note 3 | 70 | | | dB |
| Inter-channel isolation | Fin@1kHz | | 60 | | dB |
| Inter-channel gain mismatch | | | 0.1 | 0.2 | dB |
| Closed loop gain | | | 0 | | dB |
| Load resistance for HPOUTL & HPOUTR | | 32 | | | Ω |
| Power supply rejection @ 200Hz | | | 60 | | dB |
| Passband | | 0 | | 0.42 | fs |
| Passband ripple | | | | ±0.1 | dB |
| Stopband | | 0.58 | | | fs |
| Stopband attenuation | | 76 | | | dB |
| LLINEIN/MIC resistance | | | 40 | | ΚΩ |
| LLINEIN/MIC input range | | | 1.6 | | Vp-p |
| MICBIAS voltage | | | 2/3Avd | | ٧ |
| MICBIAS drive current | | | 2 | | mA |
| HPOUT output peak value | | | 1.8 | | Vp-p |
| Analog supply voltage | | 3.0 | 3.3 | 3.6 | V |
| Digital supply voltage | | 1.62 | 1.8 | 1.98 | V |
| Standby current | | | 3 | | uA |
| | DAC enable | | 28 | | mW |
| Power Consumption (no tone) | ADC enable | | 34 | | mW |
| Tower Consumption (no tone) | ADC/DAC enable | | 62 | | mW |

Note:

- 1. The ratio of the rms output level with 1KHz full-scale input to the rms output noise level. Measured "A-weighted" over a 20Hz to 0.44Fs bandwidth.
- 2. The ratio of the rms value of the signal to the rms sum of all the spectral components less than 0.44Fs bandwidth, including distortion components, tested at -6dB input. The headphone output THD+N>= 70dB under 32Ohm/16Ohm loading.



3.5 Power Consumption Specifications

Power consumption depends on the operating voltage, peripherals enabled, external switching activity, and external loading.

The maximum power consumption specification is determined by all units running at their maximum: processor speed, voltage, and loading conditions. This method generates a conservative power consumption value; however, power supply and thermal management design requires the highest possible power consumption for robust design. The Jz4740 processor's maximum power consumption is calculated using the following conditions:

- All peripheral units operating at maximum frequency and size configuration
- All I/O loads maximum (50pF for Memory interface, 100pF for peripherals)
- Core operating at worst case power scenario (hit rates adjusted for worst power)
- · All voltages at maximum of range

Do not exceed the maximum package power rating or Tcase temperature.

But for most of applications, a more optimal system design requires more typical power-consumption figures. These figures are important when considering battery size and optimizing regulator efficiency. Typical systems operate with fewer modules active and at nominal voltage and load. The typical power consumption for the Jz4730 processor is calculated using these conditions:

- All voltage at nominal value
- Nominal case temperature

Table 3-15 Power Consumption Specifications

| Symbol | Description | Typical | Max | Unit | | | |
|---|--|---------|-----|------|--|--|--|
| 400MHz normal mode; Maximum: V(core)= 2.2V, V(IO1)=V, V(IO2)=3.6V, Temp=100°C | | | | | | | |
| Typical: V(core)=1 | Typical: V(core)=1.8V, V(IO1)=1.8V, V(IO2)=3.3V, Temp=Room | | | | | | |
| | | | | mW | | | |
| | | | | mW | | | |
| | | | | mW | | | |
| | | | | | | | |
| | | | | mW | | | |
| | | | | mW | | | |
| | | | | mW | | | |
| | | | | | | | |



| | | mW | |
|--|---|----|--|
| | | mW | |
| | _ | mW | |



3.6 AC Specifications

A pin's AC Characteristics include input and output capacitance. These determine loading for external drivers or other load analysis. The AC Characteristics also include a de-rating factor, which indicates how much faster or slower the AC timings get with different loads. The AC Operating Conditions for all input, output, and I/O pins are shown in Table 3-16. All AC specification values are valid for entire temperature range of the device.

Table 3-16 Standard Input, Output, and I/O Pin AC Operating Conditions

| Symbol | Description | Min | Typical | Max | Units |
|----------------------|--|-----|---------|-----|-------|
| C _{IN} | Input Capacitance, all input and IO pins | 3 | 5 | 10 | pF |
| C _{OUT_G12} | Output Capacitance, 12mA output and IO pins | | | | pF |
| C _{OUT_G8} | Output Capacitance, 8mA SDRAM output and IO pins | | | | pF |

NOTE: AC Specifications guaranteed for loads in this range. All testing is done at 50pF

3.7 Oscillator Electrical Specifications

The processor contains two oscillators, each for a specific crystal: a 32.768KHz oscillator and a EXCLK oscillator. When choosing a crystal, match the crystal parameters as closely as possible.

3.7.1 32.768KHz Oscillator Specifications

3.7.2 EXCLK Oscillator Specifications



3.8 Power On, Reset and BOOT

3.8.1 Power-On Timing

The external voltage regulator and other power-on devices must provide the Jz4740 processor with a specific sequence of power and resets to ensure proper operation. Figure 3-1 shows this sequence and is detailed in Table 3-17.

On the processor, it is important that the power supplies be powered up in a certain order to avoid high current situations. The required order is:

- 1. VDDRTC
- 2. All other 3.3V VDDs (VDD33): VDDIO, VDDCDC, VDDHP, VDDADC, VDDUSB
- 3. All 1.8V VDDs (VDD18): VDDCORE, VDDPLL




Figure 3-1 Power-On Timing Diagram

Table 3-17 Power-On Timing Parameters

| Symbol | Parameter | Min | Typical | Max | Unit |
|-----------------------|---|--------------------------------|---------|-----|-------------------|
| t _{R_VDDRTC} | VDDRTC rise/stabilization time | 0.01 | ı | 100 | ms |
| t _{D_VDD33} | Delay between VDDRTC stable and VDD33 applies | -t _{R_VDDRTC} | ı | 10 | ms ^[1] |
| t _{R_VDD33} | VDD33 rise/stabilization time | 0.01 | ı | 100 | ms |
| t _{D_VDD18} | Delay between VDD33 stable and VDD18 applies | -0.5 * t _{R_VDD33} | - | 10 | ms ^[2] |
| t _{R_VDD18} | VDD18 rise/stabilization time | 0.01 | _ | 100 | ms |
| t _{D_PPRST_} | Delay between VDD18 stable and PPRST_deasserted | 10 | _ | _ | ms |



Note:

- 1. VDD33 can be applied before VDDRTC stable. But the time of VDD33 arriving 50%, 90% voltage level should later than that of VDDRTC arriving the same level.
- VDD18 can be applied before VDD33 stable. But the time of VDD18 arriving 50%, 90% voltage level should later than that of VDD33 arriving the same level.

3.8.2 Reset procedure

There 3 reset sources: (1) PPRST_pin reset; (2) WDT timeout reset; and (3) hibernating reset when exiting hibernating mode. After reset, program start from boot.

(1) PPRST_ pin reset

This reset is trigged when PPRST_ pin is put to logic 0. It happens in power on RTC power and RESET-KEY pressed to reset the chip from unknown dead state. The reset end time is a few RTCLK cycles after rising edge of PPRST_.

(2) WDT reset

This reset happens in case of WDT timeout. The reset keeps for about a few RTCLK cycles.

(3) Hibernating reset

This reset happens in case of wakeup the main power from power down. The reset keeps for about 0ms ~ 125ms programable, start after WKUP signal is recognized.

After reset, all GPIO shared pins, except WAIT_ pin, are put to GPIO input function with the internal pull-up set to on. The WAIT_ pin is set to wait function with the internal pull-up set to on. The PWRON_ is output 0. The 32768Hz/12MHz oscillators are on. The JATG/UART is put to JTAG function and the TDO is output high-Z (suppose TRST_ is 0). The analog devices, the USB 2.0 PHY, USB 1.1 PHY, the CODEC DAC/ADC and the SAR-ADCs, are put in suspend mode.

3.8.3 BOOT

Jz4740/Jz4720 support 3 different boot sources depending on BOOT_SEL0 and BOOT_SEL1 pin values. Table 3-18 lists them.

 BOOT_SEL1
 BOOT_SEL0
 Boot Source

 0
 0
 Boot from external ROM at CS4

 0
 1
 Boot from USB device

 1
 0
 Boot from 512 page NAND flash at CS1

 1
 1
 Boot from 2k page NAND flash at CS1

Table 3-18 Boot from 3 boot sources



3.9 Memory Bus AC Specifications

This section provides the timing information for these types of memory:

- SRAM / ROM / Flash
- SDRAM
- 3.10 Peripheral Module AC Specifications
- 3.10.1 LCD Module Timing
- 3.10.2 CIM Module Timing
- 3.10.3 SPI Module Timing
- 3.10.4 External DMA Request and Grant