

# 1 Internal CODEC

#### 1.1 Overview

This chapter describes internal audio CODEC embedded in the Jz4740/Jz4720 processor and related software interface.

The internal CODEC is an I2S audio CODEC with 18 bits DAC and 16 bits ADC. It also has several memory mapped registers used to control and configure the CODEC. AIC is used to interface to the CODEC for audio data replaying and recording.

#### 1.1.1 Features

The following are internal CODEC features:

- DAC: 18 bits sample size, SNR 90dB
- ADC: 16 bits sample size, SNR 85dB
- Sample rate: 8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz and 48kHz
- Head phone amplifier to support up to 16ohm load.
- Anti-pop for head phone out
- Low power dissipation mode
- Digital volume control

#### 1.1.2 Signal Descriptions

CODEC has  $5 \sim 7$  signal IO pins depending on various chips. They are listed and described in Table 1-1.

Table 1-1 CODEC signal IO pin description

Pin Names	Ю	4740 Loc	4720 Loc	IO Cell Char.	Pin Description	Power
LHPO	АО	E14			LHPO: Left headphone out	VDD <sub>CDC</sub>
RHPO	АО	E13			RHPO: Right headphone out	VDD <sub>CDC</sub>
MICIN	ΑI	D14			MICIN: Microphone input	VDD <sub>CDC</sub>
MICBIAS	АО	E15			MICBIAS: Microphone bias	VDD <sub>CDC</sub>
LLINEIN	Al	D12			LLINEIN: Left line input	VDD <sub>CDC</sub>
RLINEIN	ΑI	D13			RLINEIN: Right line input	VDD <sub>CDC</sub>
VREF	AO	E12			VREF: Voltage Reference Output. An electrolytic capacitor more than $10\mu F$ in parallel with a $0.1\mu F$ ceramic capacitor attached from this pin to VSSCDC eliminates the effects of high frequency noise	VDD <sub>CDC</sub>
VDDHP	Р	G12			VDDHP: Headphone amplifier power, 3.3V	-



Pin Names	Ю	4740 Loc	4720 Loc	IO Cell Char.	Pin Description	Power
VSSHP	Р	G10			VSSHP: Headphone amplifier ground	-
VDDCDC	Р	D11			VDDCDC: CODEC analog power, 3.3V	-
VSSCDC	Р	F9			VSSCDC: CODEC analog ground	-

#### 1.1.3 Block Diagram




Figure 1-1 CODEC block diagram




Figure 1-2 Internal CODEC works with AIC



## 1.2 Register Descriptions

The internal CODEC software interface includes 2 registers. They are mapped in IO memory address space so that program can access them to control the operations of the CODEC.

**Table 1-2 Internal CODEC Registers Description** 

Name	Description	RW	Reset value	Address	Size
CDCCR1	CODEC Control Register 1	RW	0x021B2302	0x10020080	32
CDCCR2	CODEC Control Register 2	RW	0x00170803	0x10020084	32

- CDCCR1 is used to control MIC input, LINE input, headphone out, ADC, DAC, CODEC suspend/reset and anti-pop procedures.
- CDCCR2 is used to control values or gains of MIC input, LINE input and headphone, and audio sample rate.



#### 1.2.1 CODEC Control Register 1 (CDCCR1)

CDCCR1 contains bits to control MIC input, LINE input, headphone out, ADC, DAC, CODEC suspend/reset and anti-pop procedures. Set AICFR.ICDC to 1 before write to this register, or the effect is undefined.

	CDO	CC	R1																										<b>0</b> x	100	200	080
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		ELININ	EMIC	SW10N	EADC	SW2ON	EDAC		Reserved		PDVR	PDVRA	VRPLD	VRCGL	VRCGH	Reserved	HPMUTE	HPOV0	HPCG	МОЛААН	HPPLDR	MAHQA	dHQd		R	lese	erve	d		adsns	RST
RST	0	0	0	0	0	0	1	0	0	0	0	1	1	0	1	1	0	0	1	0	0	0	1	1	0	0	0	0	0	0	1	0

Bits	Name			Description		RW
31:30	Reserved	Write	s to these bits	have no effect and always rea	ad as 0	R
29	ELININ	LINE	input enabled	l.		RW
			ELININ	Description		
			0	LINE input is disabled		
			1	LINE input is enabled		
28	EMIC	MIC	input enabled.			RW
			EMIC	Description		
			0	MIC input is disabled		
			1	MIC input is enabled		
27	SW10N	Swite	ch 1 (SW1) in (	CODEC is on. When switch 1 i	s on, the input audio is	RW
		taker	n by the output	t audio mixer and sends to the	headphone output.	
			SW10N	Description	on	
		0		SW1 is off		
		1		SW1 is on		
26	EADC	Enab	le ADC.			RW
			EADC	Description	on	
		0		The ADC is disabled. No AD	convert can be down	
		1		The ADC is enabled.		
25	SW2ON	Swite	ch 2 (SW2) in	CODEC is on. When switch 2 i	s on, the audio from	RW
		DAC	is taken by the	e output audio mixer and send	s to the headphone	
		outpu	ut. If this switcl	n is off, DAC audio cannot be h	neard	
			SW2ON	Description	on	
		0		SW2 is off		
		1		SW2 is on		
24	EDAC	Enab	ole ADC.			RW
			EADC	Description	on	
		0		The DAC is disabled. No DA	convert can be down	



		1			The DAC is enabled.						
23:21	Reserved	Write	s to these	bits	have no effect and always rea	nd as 0	R				
20	PDVR	Powe	er down Vi	ref.			RW				
19	PDVRA	Powe	er down Vı	ref a	mplifier.		RW				
18	VRPLD	Vref	pull-down				RW				
17	VRCGL	Char	ge Vref ca	рас	itors with lower current.		RW				
16	VRCGH	Char	ge Vref ca	рас	itors with high current.		RW				
15	Reserved	Write	tes to these bits have no effect and always read as 0								
14	HPMUTE	Head	dphone Mu	ıte.			RW				
			HPMUT	Έ	Description						
			0		Headphone is not mute						
			1		Headphone is mute						
13	HPOV0	Head	dphone am	nplifi	er value changed at the audio	over zero. This bit	RW				
		shou	ld be set to	o 1 i	n most cases to prevent noise	when change HP					
		ampl	ifier value	by c	change HPVOL. It should be se	et to 0 in linear anti pop					
		proce	edure.								
			HPOV0		Description						
			0	Не	adphone amplifier value chang	ged at any time					
			1	Не	adphone amplifier value chang	ged at the audio					
				OV	er zero.						
12	HPCG	1	nge HP				RW				
11	HPPLDM		down HP i				RW				
10	HPPLDR		down HP i				RW				
9	PDHPM		er down H		M mode		RW				
8	PDHP		er down H				RW				
7:2	Reserved	1			have no effect and always rea		R				
1	SUSPD		-		When this bit is 1, CODEC is fo	•	RW				
					inimum power. Before headph	•					
		l .		-	this bit to 0. If HP amplifier is o	•					
					o 1. Otherwise, pop noise will b						
•	DOT		eference to 1.3.3 for more details about CODEC power consumption.  Reset the CODEC. The RST should be kept for at least 2us. It should not								
0	RST				•		RW				
					oo long time. Don't reset CODE	• • • • • • • • • • • • • • • • • • • •					
			es up or po		nd. The CODEC should be res	er every time before it					
		wake	RST	AACI	Description						
		-	0	CC	DEC is not reset						
		-	1		DDEC is not reset						
		1 CODEC is reset									



#### 1.2.2 CODEC Control Register 2 (CDCCR2)

CDCCR2 contains bits to control values or gains of MIC input, LINE input and headphone, and audio sample rate. Set AICFR.ICDC to 1 before write to this register, or the effect is undefined.

	CD	CC	R2																										<b>0</b> x	100	200	84
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Re	ser\	/ed						LII	۷V	OL		R	ese	erve	d		SM	PR			Keserved	Cacin		Doggood	-	IOVdH	
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1

Bits	Name			Descriptio	n			RW
31:21	Reserved	Write	es to these bits	have no effect and alv	ways rea	nd as 0		R
20:16	LINVOL	The I	LINE input prog	rammable gain ampli	fier volu	me control.		RW
			LINVOL	Gain				
			0	-34.5 dB				
			1	-33.0 dB				
				(LINVOL * 1.5) – 3	34.5			
			23	0 dB				
				•••				
			30	+10.5 dB				
			31	+12.0 dB				
15:12	Reserved	Write	es to these bits	have no effect and alv	ways rea	nd as 0		R
11:8	SMPR	The a	audio sample ra	ate. There is an error	of 0.04%	exists for s	ome	RW
		samp	ole rates. The s	ample rate for ADC ar	nd DAC	is the same i	if then work	
		in the	e same time. Sl	MPR should be chang	ed durin	g AIC regist	er	
		AICC	R.EREC=0 and	d AICCR.ERPL=0, or	noise m	ay be record	ded/heard.	
			SMPR	Nominal Sample	Actua	al Sample		
				Rate (kHz)	Rat	e (kHz)		
			0000	8		8		
			0001	11.025	1	1.029		
			0010	12		12		
			0011	16		16		
			0100	22.05	2	2.059		
			0101	24		24		
			0110	32		32		
			0111	44.1	4	4.118		
			1000	48		48		
7:6	Reserved	Write	es to these bits	have no effect and alv	ways rea	nd as 0		R



5:4	MICBG	MIC	Boost Gain.			RW
			MICBG	MIC Boost Gain		
			00	0 dB		
			01	6 dB		
			10	12 dB		
			11	20 dB		
3:2	Reserved	Write	es to these bits	have no effect and always rea	ad as 0	R
1:0	HPVOL	Head	dphone amplifi	er volume control.	_	RW
			HPVOL	Gain		
			00	0 dB		
			01	2 dB		
			10	4 dB		
			11	6 dB		



#### 1.3 Operation

The internal CODEC can be accessed by the processor using programmed I/O instructions via memory mapped registers. CODEC memory mapped registers are only for the CODEC controlling. The audio data transferring, i.e. audio replaying and recording, is down by AIC. AIC still takes the role of I2S controller where CODEC memory mapped registers take the role of CODEC controlling interface just like L3 bus or I2C bus for an external CODEC. We will refer to many AIC operations and registers in the following audio operation descriptions. Please reference to AIC spec for the details.

#### 1.3.1 Initialization

At power-on or other hardware reset (WDT, wakeup from hibernating mode and etc), The CODEC is reset and is put in suspend mode. The CODEC is also be reset at the time it leaves suspend mode. So if there's error found in the CODEC, set CDCCR.SUSPD to 1 and then set it to 0 will reset CODEC from the error.

To use the internal CODEC with AIC, several AIC registers should be set as,

AICFR.ICDC = 1

AICFR.AUSEL = 1

AICFR.BCKD = 0

AICFR.SYNCD = 0

I2SCR.AMSL = 0



# 1.3.2 CODEC controlling and typical operations

Table 1-3 CODEC settings in various applications

SUSPD	ELININ	EMIC	Set MICBG	Set LINVOL	EADC	SW10N	EDAC	SW2ON	Set SMPR	HP Amp	HPMUTE	Set HPVOL	Applications
0	0	0	Z	Z	0	0	1	1	Υ	ON	0	Υ	Audio data replay
0	1	0	Ν	Υ	0	1	1	1	Υ	ON	0	Υ	Audio data replay mixed with LINE input
0	0	1	Υ	Υ	0	1	1	1	Υ	ON	0	Υ	Audio data replay mixed with MIC input
0	1	1	Υ	Υ	0	1	1	1	Υ	ON	0	Υ	Audio data replay mixed with MIC and LINE input
0	0	1	Υ	Υ	1	0	1	1	Υ	ON	0	Υ	Audio data replay while record MIC input without
0	1	0	Ν	Υ	0	1	0	0	Ν	ON	0	Υ	Playback LINE input audio
0	1	0	Ν	Υ	1	0	0	0	Υ	ON	1	Ν	Record LINE input audio without playback 1 <sup>[1]</sup>
0	1	0	Ν	Υ	1	?	0	?	Υ	OFF	?	Ν	Record LINE input audio without playback 2 <sup>[2]</sup>
0	1	0	Ν	Υ	1	1	0	0	Υ	ON	0	Υ	Record LINE input audio with playback
0	0	1	Υ	Υ	0	1	0	0	Ν	ON	0	Υ	Playback MIC input audio
0	0	1	Υ	Υ	1	0	0	0	Υ	ON	1	N	Record MIC input audio without playback 1 <sup>[1]</sup>
0	0	1	Υ	Υ	1	?	0	?	Υ	OFF	?	N	Record MIC input audio without playback 2 <sup>[2]</sup>
0	0	1	Υ	Υ	1	1	0	0	Υ	ON	0	Υ	Record MIC input audio with playback
0	1	1	Υ	Υ	0	1	0	0	N	ON	0	Υ	Playback MIC/LINE mixed input audio
0	1	1	Υ	Υ	1	0	0	0	Υ	ON	1	N	Record MIC/LINE mixed input audio without playback 1 <sup>[1]</sup>
0	1	1	Υ	Υ	1	?	0	?	Υ	OFF	?	Ν	Record MIC/LINE mixed input audio without playback $2^{[2]}$
0	1	1	Υ	Υ	1	1	0	0	Υ	ON	0	Υ	Record MIC/LINE mixed input audio with playback
1	?	?	?	?	?	?	?	?	?	?	?	?	CODEC is off, no action can be taken

#### Notes:

- 1. HP amplifier turn on/turn off procedures are complicate and may produce noise.
- 2. Turn off HP amplifier can save power

Table 1-3 lists the CODEC settings in many applications. Following are more details for some typical operations.

#### 1.3.2.1 Audio data replay

To replay audio data to the internal CODEC, please consult the following steps.

- 1. Turn HP amplifier on if it is off or the CODEC is suspended.
- 2. Set CDCCR1.ELININ=0, CDCCR1.EMIC=0, CDCCR1.EADC=0, CDCCR1.SW1ON=0, CDCCR1.EDAC=1, CDCCR1.SW2ON=1, CDCCR1.HPMUTE=0
- 3. Set proper HP amplifier volume CDCCR2.HPVOL



- Set proper sample rate CDCCR2.SMPR
- 5. Set proper sample size AICCR.OSS
- 6. Configure other audio replaying features
- 7. Configure AIC TX-FIFO, interrupt
- 8. Setup DMA and interrupt for audio data
- 9. Set AICCR.ERPL=1 to replay
- 10. After finished the data replaying, set AICCR.ERPL=0

#### 1.3.2.2 Audio data replay while record MIC input without playback

To replay audio data to the internal CODEC, in the same time, record audio from the internal CODEC MIC input without playback them, please consult the following steps.

- 1. Turn HP amplifier on if it is off or the CODEC is suspended.
- 2. Set CDCCR1.ELININ=0, CDCCR1.EMIC=1, CDCCR1.EADC=1, CDCCR1.SW1ON=0, CDCCR1.EDAC=1, CDCCR1.SW2ON=1, CDCCR1.HPMUTE=0
- 3. Set proper MIC boost gain volume CDCCR2.MICBG, input amplifier volume CDCCR2.LINVOL and HP amplifier volume CDCCR2.HPVOL
- 4. Set proper ADC and DAC sample rate CDCCR2.SMPR
- 5. Set proper DAC sample size AICCR.OSS and ADC sample size AICCR.ISS to 16 bits
- 6. Configure other audio replaying features
- 7. Configure AIC TX-FIFO, RX-FIFO, interrupt
- 8. Setup DMA and interrupt for both incoming and outgoing audio data
- 9. Set AICCR.ERPL=1 to replay and AICCR.EREC=1 to record
- 10. After finished the data replaying, set AICCR.ERPL=0
- 11. After finished the record, set AICCR.EREC=0

#### 1.3.2.3 Playback LINE input audio

To playback audio LINE input in the internal CODEC, please consult the following steps.

- 1. Turn HP amplifier on if it is off or the CODEC is suspended.
- 2. Set CDCCR1.ELININ=1, CDCCR1.EMIC=0, CDCCR1.EADC=0, CDCCR1.SW1ON=1, CDCCR1.EDAC=0, CDCCR1.SW2ON=0, CDCCR1.HPMUTE=0
- Set proper input amplifier volume CDCCR2.LINVOL and HP amplifier volume CDCCR2.HPVOL

#### 1.3.2.4 Record LINE input audio with playback

To record audio from the internal CODEC LINE input, in the same time playback them, please consult the following steps.

- 1. Turn HP amplifier on if it is off or the CODEC is suspended.
- 2. Set CDCCR1.ELININ=1, CDCCR1.EMIC=0, CDCCR1.EADC=1, CDCCR1.SW1ON=1,



- CDCCR1.EDAC=0, CDCCR1.SW2ON=0, CDCCR1.HPMUTE=0
- 3. Set proper input amplifier volume CDCCR2.LINVOL and HP amplifier volume CDCCR2.HPVOL
- 4. Set proper sample rate CDCCR2.SMPR
- 5. Set sample size AICCR.ISS to 16 bits
- 6. Configure other audio record features
- 7. Configure AIC RX-FIFO, interrupt
- 8. Setup DMA and interrupt for audio data
- 9. Set AICCR.EREC=1 to record
- 10. After finished the record, set AICCR.EREC=0

#### 1.3.2.5 Record MIC input audio without playback 2

To record audio from the internal CODEC MIC input without playback them, please consult the following steps.

- 1. If HP amplifier is on, turn it off.
- 2. Set CDCCR1.SUSPD=0, CDCCR1.ELININ=0, CDCCR1.EMIC=1, CDCCR1.EADC=1, CDCCR1.EDAC=0
- 3. Set proper MIC boost gain volume CDCCR2.MICBG and input amplifier volume CDCCR2.LINVOL
- 4. Set proper sample rate CDCCR.SMPR
- 5. Set sample size AICCR.ISS to 16 bits
- 6. Configure other audio record features
- 7. Configure AIC RX-FIFO, interrupt
- 8. Setup DMA and interrupt for audio data
- 9. Set AICCR.EREC=1 to record
- 10. After finished the record, set AICCR.EREC=0

#### 1.3.3 Power saving



#### 1.3.4 Pop noise in HP amplifier turn on and turn off

The internal CODEC includes an amplifier for headphone output. The pop noise when headphone amplifies turning on and turning off (power on/off) is normally an issue for an audio CODEC. In Jz4740/Jz4720, we provide three approaches to reduce the pop noise.

#### 1.3.4.1 Pre-change anti-pop HP turn-on/off procedure




Figure 1-3 HP amplifier pre-charge anti-pop turn on/off timing diagram



## 1.3.4.2 VREF anti-pop HP turn-on/off procedure




Figure 1-4 HP amplifier VREF anti-pop turn on/off timing diagram



#### 1.3.4.3 Linear anti-pop HP turn-on/off procedure

The principle is, at HP amplifier turning on (power on), replay a piece of audio data to bring amplifier output voltage from 0 voltage, which is represented by maximum negative audio data, to mid-voltage, which is represented by zero audio data, slowly and smoothly. The turning off procedure is just the reverse. In these periods, most of the energy is spend in the frequencies lower than human hearing limitation, to reduce the noise. Figure 1-5 illustrates the procedure.





Figure 1-5 HP amplifier linear anti-pop turn on/off timing diagram





To accomplish the anti-pop tasks, hardware and software need to cooperate. 错误! 未找到引用源。 shows the hardware state machine that reflects headphone amplifier state, the related operation and the state transfer.

# 1.4 Timing parameters

## 1.5 AC & DC parameters