

# 1 Camera Interface Module

## 1.1 Overview

The camera interface module (CIM) connects to a CMOS or CCD type image sensor. The CIM sources the digital image stream through a common parallel digital protocol. The CIM can be configured to connect directly to external image sensors and CCIR656 standard video decoders.

The CIM has the following features:

- Input image size up to 2048×2048 pixels
- Integrated DMA support
- Supports generic image data format
- Supports CCIR656 data format
- Configurable CIM\_VSYNC and CIM\_HSYNC signals: active high/low
- Configurable CIM\_PCLK: active edge rising/falling
- 32×32 image data receive FIFO (RXFIFO)

## 1.2 Pin Description

**Table 1-1 Camera Interface Pins Description**

<b>Name</b>	<b>I/O</b>	<b>Description</b>
CIM_MCLK	Output	Master clock to Image Sensor
CIM_PCLK	Input	Pixel clock from Image Sensor
CIM_VSYNC	Input	VSYNC from Image Sensor
CIM_HSYNC	Input	HSYNC from Image Sensor
CIM_DATA[7:0]	Input	Data bus from Image Sensor

## 1.3 Register Description

The CIM has nine registers to configure camera interface and DMA operation for the input data. The table below list these registers.

**Table 1-2 CIM Registers**

Name	RW	Reset Value	Address	Access Size
CIMCFG	RW	0x00000000	0x13060000	32
CIMCR	RW	0x00000000	0x13060004	32
CIMST	RW	0x00000000	0x13060008	32
CIMIID	R	0x00000000	0x1306000C	32
CIMRXFIFO	R	0x????????	0x13060010	32
CIMDA	RW	0x00000000	0x13060020	32
CIMFA	R	0x00000000	0x13060024	32
CIMFID	R	0x00000000	0x13060028	32
CIMCMD	R	0x00000000	0x1306002C	32

### 1.3.1 CIM Configuration Register Register (CIMCFG)

CIMCFG																0x13060000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved																INV_DAT	VSP	HSP	PCP	Reserved	DUMMY	E_VSYNC	Reserved	PACK				Reserved	DSM		
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:16	Reserved		R
15	INV_DAT	Inverse every bit of input data. 0 – not inverse; 1 – inverse	RW
14	VSP	VSYNC polarity selection. When VSYNC signal is input from pin CIM_VSYNC, this bit specifies the VSYNC signal active level and leading edge. When VSYNC is retrieved from SAV&EAV, this bit is ignored. 0 – VSYNC signal active high, VSYNC signal leading edge is rising edge; 1 – VSYNC signal active low, VSYNC signal leading edge is falling edge	RW
13	HSP	Specifies the HSYNC signal active level and leading edge.	RW

		0 – HSYNC signal active high, HSYNC signal leading edge is rising edge; 1 – HSYNC signal active low, HSYNC signal leading edge is falling edge																			
12	PCP	Specifies the PCLK working edge. 0 – Data is sampled by PCLK rising edge; 1 – Data is sampled by PCLK falling edge	RW																		
11:10	Reserved		R																		
9	DUMMY	DUMMY zero function. When DUMMY is 1, CIM hardware adds one byte zero to every 3 input data bytes to form 32-bit data. 0 – DUMMY zero function disabled; 1 – DUMMY zero function enabled	RW																		
8	E_VSYN C	External / internal VSYNC selection. When DSM is CCIR656 Progressive Mode, VSYNC can be external (provided by sensor) or internal (retrieved from SAV&EAV). This bit only valid for CCIR656 Progressive Mode; In other DSM modes, this bit is ignored. 0 – Internal VSYNC mode, pin CIM_VSYNC is ignored; 1 – External VSYNC mode, VSYNC is provided by image sensor via pin CIM_VSYNC	RW																		
7	Reserved		R																		
6:4	PACK	<div> <div> Data packing mode, pack 8-bit input data into 32-bit data for FIFO. <table> <tr> <th>PACK</th> <th>Description</th> </tr> <tr> <td>3'b000</td> <td>0x 11 22 33 44</td> </tr> <tr> <td>3'b001</td> <td>0x 22 33 44 11</td> </tr> <tr> <td>3'b010</td> <td>0x 33 44 11 22</td> </tr> <tr> <td>3'b011</td> <td>0x 44 11 22 33</td> </tr> <tr> <td>3'b100</td> <td>0x 44 33 22 11</td> </tr> <tr> <td>3'b101</td> <td>0x 33 22 11 44</td> </tr> <tr> <td>3'b110</td> <td>0x 22 11 44 33</td> </tr> <tr> <td>3'b111</td> <td>0x 11 44 33 22</td> </tr> </table> </div> <div> In this table, 0x11, 0x22, 0x33 and 0x44 means the received data from the sensor, 0x11 is received first and 0x44 is received last. </div> </div>	PACK	Description	3'b000	0x 11 22 33 44	3'b001	0x 22 33 44 11	3'b010	0x 33 44 11 22	3'b011	0x 44 11 22 33	3'b100	0x 44 33 22 11	3'b101	0x 33 22 11 44	3'b110	0x 22 11 44 33	3'b111	0x 11 44 33 22	RW
PACK	Description																				
3'b000	0x 11 22 33 44																				
3'b001	0x 22 33 44 11																				
3'b010	0x 33 44 11 22																				
3'b011	0x 44 11 22 33																				
3'b100	0x 44 33 22 11																				
3'b101	0x 33 22 11 44																				
3'b110	0x 22 11 44 33																				
3'b111	0x 11 44 33 22																				
3:2	Reserved		R																		
1:0	DSM	<div> Data sample mode. Please refer to the table below. <table> <tr> <th>DSM</th> <th>Description</th> </tr> <tr> <td>2'b00</td> <td>CCIR656 Progressive Mode</td> </tr> <tr> <td>2'b01</td> <td>CCIR656 Interlace Mode</td> </tr> <tr> <td>2'b10</td> <td>Gated Clock Mode</td> </tr> <tr> <td>2'b11</td> <td>Non-Gated Clock Mode</td> </tr> </table> </div>	DSM	Description	2'b00	CCIR656 Progressive Mode	2'b01	CCIR656 Interlace Mode	2'b10	Gated Clock Mode	2'b11	Non-Gated Clock Mode	RW								
DSM	Description																				
2'b00	CCIR656 Progressive Mode																				
2'b01	CCIR656 Interlace Mode																				
2'b10	Gated Clock Mode																				
2'b11	Non-Gated Clock Mode																				

### 1.3.2 CIM Control Register (CIMCR)

CIMCR																0x13060004																												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
	MCLKDIV								Reserved				FRC				Reserved		VDDM		DMA_SOFM		DMA_EOFM		DMA_STOPM		RF_TRIGM		RF_OFM		Reserved		RF_TRIG				Reserved		DMA_EN		RF_RST		ENA	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								

Bits	Name	Description	RW												
31:24	MCLKDIV	The parameter for master clock MCLK generation from device clock. MCLK = (Device clock) / (MCLKDIV + 1)	RW												
23:20	Reserved		R												
19:16	FRC	CIM frame rate control. Specifies the sampling frame data rate. If FRC = N, CIM sampling one frame of every N+1 frames from the sensor. In this way, CIM reduces the frame rate of sensor. Another way to reduce frame rate is to decrease the MCLK frequency output to the image sensor. <table><tr><th>FRC</th><th>Description</th></tr><tr><td>4'b0000</td><td>Sample every frame from the sensor</td></tr><tr><td>4'b0001</td><td>Sample 1 frame of every 2 frames from the sensor</td></tr><tr><td>.....</td><td>.....</td></tr><tr><td>4'b1110</td><td>Sample 1 frame of every 15 frames from the sensor</td></tr><tr><td>4'b1111</td><td>Sample 1 frame of every 16 frames from the sensor</td></tr></table>	FRC	Description	4'b0000	Sample every frame from the sensor	4'b0001	Sample 1 frame of every 2 frames from the sensor	.....	.....	4'b1110	Sample 1 frame of every 15 frames from the sensor	4'b1111	Sample 1 frame of every 16 frames from the sensor	RW
FRC	Description														
4'b0000	Sample every frame from the sensor														
4'b0001	Sample 1 frame of every 2 frames from the sensor														
.....	.....														
4'b1110	Sample 1 frame of every 15 frames from the sensor														
4'b1111	Sample 1 frame of every 16 frames from the sensor														
15:14	Reserved		R												
13	VDDM	The enable control bit for VDD interrupt. 0 – disable; 1 – enable	RW												
12	DMA_SOFM	The enable control bit for DMA_SOF interrupt. 0 – disable; 1 – enable	RW												
11	DMA_EOFM	The enable control bit for DMA_EOF interrupt. 0 – disable; 1 – enable													
10	DMA_STOPM	The enable control bit for DMA_STOP interrupt. 0 – disable; 1 – enable	RW												
9	RF_TRIGM	The enable control bit for RXF_TRIG interrupt. 0 – disable; 1 – enable	RW												
8	RF_OFM	The enable control bit for RXF_OF interrupt. 0 – disable; 1 – enable	RW												

7	Reserved		R	
6:4	RF_TRIG	Specifies the trigger value of RXFIFO.		RW
		<b>RXF_TRIG</b>	<b>Description</b>	
		0	Trigger Value is 4	
		1	Trigger Value is 8	
		2	Trigger Value is 12	
		3	Trigger Value is 16	
		4	Trigger Value is 20	
		5	Trigger Value is 24	
		6	Trigger Value is 28	
		7	Trigger Value is 32	
3	Reserved		R	
2	DMA_EN	Enable / disable the DMA function. 0 – disable DMA; 1 – enable DMA	RW	
1	RF_RST	RXFIFO software reset. Setting 1 to RXF_RST can reset RXFIFO immediately. Setting 0 to RXF_RST can stop resetting RXFIFO. After reset, RXFIFO is empty.	RW	
0	ENA	Enable / disable the CIM module. Setting 1 to ENA can enable CIM. When CIM is working, clear ENA to 0 can stop CIM immediately. 0 – CIM is not enabled, or disable CIM immediately; 1 – CIM is enabled, or enabling CIM	RW	


### 1.3.3 CIM Status Register (CIMST)

CIMST																								0x13060008								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved																								DMA_SOF	DMA_EOF	DMA_STOP	RF_OF	RF_TRIG	RF_EMPTY	VDD	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	0	0	0	0	0

Bits	Name	Description	RW
31:7	Reserved		R
6	DMA_SOF	When set to 1, Indicate the DMA start transferring the first data from RXFIFO to frame buffer. Can generate interrupt if CIMCR.DMA_SOFM bit is set. Writing 0 to this bit will clear it, writing 1 will be ignored.	RW
5	DMA_EOF	When set to 1, indicate the DMA complete transferring one frame data from RXFIFO to frame buffer. Can generate interrupt if CIMCR.DMA_EOFM bit is set. Writing 0 to this bit will clear it, writing 1 will be ignored.	RW
4	DMA_STOP	When set to 1, indicate the DMA complete transferring data and stop the operation. Can generate interrupt if CIMCR.DMA_STOPM bit is set. Writing 0 to this bit will clear it, writing 1 will be ignored.	RW
3	RF_OF	RXFIFO over flow. When RXFIFO over flow happens, RXF_OF is set 1. Can generate interrupt if CIMCR.RF_OFM bit is set. Writing 0 to this bit will clear it, writing 1 will be ignored.	RW
2	RF_TRIG	RXFIFO trigger. Indicates whether RXFIFO meet the trigger value or not. When the valid data number in RXFIFO reaches the trig value, RXF_TRIG is set 1; when the valid data number in RXFIFO do not reach the trig value, RXF_TRIG is set 0. Can generate interrupt if CIMCR.RF_TRIGM bit is set. 0 – RXFIFO does not meets the trigger value; 1 – RXFIFO meets the trigger value	R
1	RF_EMPTY	RXFIFO empty. Indicates whether RXFIFO is empty or not. After reset, RXFIFO is empty, and RXF_EMPTY is 1. 0 – RXFIFO is not empty; 1 – RXFIFO is empty	R
0	VDD	CIM disable done. Indicate this module is disabled after clear the CIMCR.ENA bit to disable the CIM module. Can generate interrupt if CIMCR.DMA_VDDM bit is set.	RW


		0 – CIM has not been disabled; 1 – CIM has been disabled Writing 0 to this bit will clear it, writing 1 will be ignored.	
--	--	--	--

### 1.3.4 CIM Interrupt ID Register (CIMIID)



Bits	Name	Description	RW
31:0	FID	Frame ID. Contains a copy of the Frame ID register (CIMFID) from the descriptor currently being processed when a DMA_SOF or DMA_EOF interrupt is generated. CIMIID is written to only when CIMCMD.SOFINT or CIMCMD.EOFINT is high. As such, the register is considered to be sticky and will be overwritten only when the associated interrupt is cleared by writing the CIM state register.	R


### 1.3.5 CIM RXFIFO Register (CIMRXFIFO)



Bits	Name	Description	RW
31:0	Data	This register provides a port for software to read image data directly. When the software start CIM with DMA_EN=1, this register should not be read. Otherwise, the DMA data may be damaged.	R




### 1.3.6 CIM Descriptor Address (CIMDA)




Bits	Name	Description	RW
31:0	NDA	Hold the physical address of the next descriptor in external memory. The DMAC fetches the descriptor at this location after finishing the current descriptor. The target address Bits [3:0] must be zero to be aligned to 16-byte boundary.	RW

### 1.3.7 CIM Frame buffer Address Register (CIMFA)




Bits	Name	Description	RW
31:0	FPA	Hold the physical address of frame buffer in external memory. When starts CIM, DMA transfers data from RXFIFO to frame buffer. This address is incremented by hardware as the DMAC writes data to memory. The target address Bits [3:0] must be zero to be aligned to 16-byte boundary.	R

### 1.3.8 CIM Frame ID Register (CIMFID)



Bits	Name	Description	RW
31:0	FID	Hold the ID field that describes the current frame. The particular use of this field is up to the software. This ID register is copied to the CIM Interrupt ID Register when an interrupt occurs.	R

### 1.3.9 CIM DMA Command Register (CIMCMD)



Bits	Name	Description	RW
31	SOFINT	DMA start transferring frame data interrupt. When set to 1, the DMA sets the start of frame bit (CIMSTATE.DMA_SOF) when start transferring image data.	R
30	EOFINT	DMA end transferring frame data interrupt. When set to 1, the DMA sets the end of frame bit (CIMSTATE.DMA_EOF) when complete transferring image data.	R
29	Reserved		R
28	STOP	DMA stop. When DMA complete transferring data, STOP bit decides whether DMA should loading next descriptor or not. 0 – DMA start loading next descriptor; 1 – DMA stopped, and CIMSTATE.DMA_STOP bit is set 1 by hardware	R
27:24	Reserved		R
23:0	LEN	Length of transfer in words. Indicate the number of words to be	R

		transferred by DMA. LEN = 0 is not valid. DMA transfers data according to LEN. Each time one or more word(s) been transferred, LEN is decreased automatically.	
--	--	--	--

## 1.4 CIM Data Sampling Modes


This module support 4 data sampling mode:

1. Gated Clock Mode
2. Non-Gated Clock Mode
3. CCIR656 Interlace Mode
4. CCIR656 Progressive Mode

### 1.4.1 Gated Clock Mode

CIM\_VSYNC, CIM\_HSYNC, and CIM\_PCLK signals are used in this mode.

A frame start with VSYNC leading edge, then HSYNC goes active and holds the entire line. Data is sampled at the valid edge of PCLK when HSYNC is active; That means, HSYNC functions like “data enable” signal. Please refer to the figure below.



Gated Clock Mode

The VSYNC leading edge, HSYNC active HIGH or LOW, PCLK valid edges are programmable.

### 1.4.2 Non-Gated Clock Mode

CIM\_VSYNC and CIM\_PCLK signals are used in this mode. CIM\_HSYNC signal is ignored.

A frame starts with VSYNC leading edge, and samples data at every PCLK valid edge. Please refer to the figure below.




Figure 1-1 Non-Gated Clock Mode

### 1.4.3 CCIR656 Interlace Mode

CIM\_PCLK and CIM\_DAT signals are used in this mode, CIM\_VSYNC, CIM\_HSYNC signals are ignored.

CIM utilizes the SAV & EAV code within CCIR656 data stream to get active video data.

The following diagrams and tables are quoted from CCIR656 standard. Only the PAL format is shown. CIM supports both NTSC and PAL formats. For more information about CCIR656, please refer to CCIR656 standard.

#### 1.4.3.1 PAL Vertical Timing




Figure 1-2 Typical BT.656 Vertical Blanking Intervals for 625/50 Video Systems

1.4.3.2 PAL Horizontal Timing




Figure 1-3 BT.656 8-BIT Parallel Interface Data Format for 625/50 Video Systems

1.4.3.3 Coding for SAV and EAV

Data Pin Number	1 <sup>st</sup> Byte 0xFF	2 <sup>nd</sup> Byte 0x00	3 <sup>rd</sup> Byte 0x00	4 <sup>th</sup> Byte 0xXY
7 (MSB)	1	0	0	1
6	1	0	0	F
5	1	0	0	V
4	1	0	0	H
3	1	0	0	P3
2	1	0	0	P2
1	1	0	0	P1
0 (LSB)	1	0	0	P0

#### 1.4.3.4 Coding for Protection Bits


F	V	H	P3	P2	P1	P0
0	0	0	0	0	0	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	0
1	0	0	0	1	1	1
1	0	1	1	0	1	0
1	1	0	1	1	0	0
1	1	1	0	0	0	1

#### 1.4.4 CCIR656 Progressive Mode

CIM\_PCLK and CIM\_DAT signals are used in this mode. CIM\_HSYNC signal is ignored.

CIM\_VSYNC is optional in this mode. When the start of frame information is retrieved from SAV and EAV, it is known as internal VSYNC mode. When CIM\_VSYNC is provided by sensor directly, it is known as external VSYNC mode. CIM supports both internal and external VSYNC modes.

CCIR656 Progressive Mode is a kind of Non-Interlace Mode. The image data are encoded within only one field. The F-bit of SAV and EAV are ignored. Most sensors support CCIR656 Progressive Mode.



**Figure 1-4 CCIR656 Progressive Mode**

## 1.5 DMA Descriptors

A DMA descriptor is a 4-word block corresponding to the four DMA registers – CIMDA, CIMFA, CIMFID, and CIMCMD, aligned on 4-word (16-byte) boundary, in external memory:

- word [0] contains the physical address for next CIMDA
- word [1] contains the physical address for CIMFA
- word [2] contains the value for CIMFID
- word [3] contains the value for CIMCMD

Software must write the physical address of the first descriptor to CIMDA before enabling the CIM. Once the CIM is enabled, the first descriptor is read, and all 4 registers are written by the DMAC. The next DMA descriptor pointed to by CIMDA is loaded into the registers after all data for the current descriptor has been transferred.

**Note:** If only one frame buffer is used in external memory, the CIMDA field (word [0] of the DMA descriptor) must point back to itself. That is to say, the value of CIMDA is the physical address of itself.



## 1.6 Interrupt Generation

CIM has next interrupt sources:

- **RXFIFO FULL Interrupt (RF\_TRIG)**  
When the valid data number of RXFIFO reaches trigger value, CIMST.RF\_TRIG bit is set. At the same time, if RF\_TRIGM is 1, RF\_TRIG interrupt is generated.
- **RXFIFO Over Flow Interrupt (RF\_OF)**  
When the valid data number of RXFIFO reaches 32 and one more data are written to RXFIFO, CIMST.RF\_OF bit is set. At the same time, if RF\_OFM is 1, RF\_OF interrupt is generated.
- **DMA Start Of Frame Data Transferring Interrupt (DMA\_SOF)**  
When the CIMCMD.SOFINT bit is 1 and DMA start transferring the first data from RXFIFO to frame buffer, CIMST.DMA\_SOF bit is set. At the same time, if DMA\_SOFM is 1, DMA\_SOF interrupt is generated.
- **DMA End Of Frame Data Transferring Interrupt (DMA\_EOF)**  
When the CIMCMD.EOFINT bit is 1 and DMA complete transferring the last data from RXFIFO to frame buffer, CIMST.DMA\_EOF bit is set. At the same time, if DMA\_EOFM is 1, DMA\_EOF interrupt is generated.
- **DMA Stop Transferring Interrupt (DMA\_STOP)**  
When the CIMCMD.STOP bit is 1 and DMA complete transferring the last data from RXFIFO to frame buffer, CIMST.DMA\_STOP bit is set. At the same time, if DMA\_STOPM is 1, DMA\_STOP interrupt is generated.
- **CIM Disable Done Interrupt (VDD)**  
When disable the module by clearing the CIMCR.ENA, the module should be disabled after transferring current valid data. Then set the CIMST.VDD bit, at the same time, if VDDM is set, VDD interrupt is generated.

## 1.7 Software Operation

### 1.7.1 Enable CIM with DMA

1. Configure register CIMCFG;
2. Prepare frame buffer and descriptors;
3. Configure register CIMDA;
4. Write 0 to register CIMSTATE; // clear state register
5. Configure register CIMCTRL with DMA\_EN=1, RXF\_RST=1, ENA=0; // resetting RXFIFO
6. Configure register CIMCTRL with DMA\_EN=1, RXF\_RST=0, ENA=0; // stop resetting RXFIFO
7. Configure register CIMCTRL with DMA\_EN=1, RXF\_RST=0, ENA=1; // enable CIM

### 1.7.2 Enable CIM without DMA

1. Configure register CIMCFG;
2. Write 0 to register CIMSTATE; // clear state register
3. Configure register CIMCTRL with DMA\_EN=0, RXF\_RST=1, ENA=0; // resetting RXFIFO
4. Configure register CIMCTRL with DMA\_EN=0, RXF\_RST=0, ENA=0; // stop resetting RXFIFO
5. Configure register CIMCTRL with DMA\_EN=0, RXF\_RST=0, ENA=1; // enable CIM

### 1.7.3 Disable CIM

Method 1:

1. Configure register CIMCTRL with RXF\_RST=0, ENA=0; // quick disable
2. Write 0 to register CIMSTATE; // clear state register

Method 2:

When DMA is enabled, the following sequence is recommended:

1. Configure descriptor with STOP = 1;
2. Wait DMA\_STOP interrupt, when it occurs, write 0 to CIMCTRL.ENA.
3. Write 0 to register CIMSTATE; // clear state register