

zingsom V3.0

PAGE01 00 TOP
PAGE02 01 FPGA_BANK0
PAGE03 02 FPGA_BANK13_NC
PAGE04 03 FPGA_BANK34_35
PAGE05 04 PFGA_BANK500_501
PAGE06 05 FPGA_BANK502_
PAGE07 06 FPGA_POWER
PAGE08 07 CONFIG
PAGE09 08 DDR3L
PAGE10 09 FLASH
PAGE11 10 LAN
PAGE12 11 USB
PAGE13 12 CLOCK
PAGE14 13 SODIMM
PAGE15 14 SYS_POWER

power on sequence
1 ISL8014A->1.0V
2 LM26420->1.8V,1.35V

V3BEST		
ZINGSOM		
Title	00 TOP	
Size	Document Number	Rev
A4		V3.0
Date:	Friday, June 27, 2014	Sheet 1 of 15

D

C

B

A



5

4

3

2

1



D

C

B

A

U1-4

NC FOR 7010 BANK13	IO_L6N_T0_VREF_13	V5
	IO_L11P_T1_SRCC_13	U7
	IO_L11N_T1_SRCC_13	V7
	IO_L12P_T1_MRCC_13	T9
	IO_L12N_T1_MRCC_13	U10
	IO_L13P_T2_MRCC_13	Y7
	IO_L13N_T2_MRCC_13	Y6
	IO_L14P_T2_SRCC_13	Y9
	IO_L14N_T2_SRCC_13	Y8
	IO_L15P_T2_DQS_13	V8
	IO_L15N_T2_DQS_13	W8
	IO_L16P_T2_13	W9
	IO_L16N_T2_13	U9
	IO_L17P_T2_13	U8
	IO_L17N_T2_13	W11
	IO_L18P_T2_13	Y11
	IO_L18N_T2_13	T5
	IO_L19P_T3_13	U5
	IO_L19N_T3_VREF_13	Y12
	IO_L20P_T3_13	Y13
	IO_L20N_T3_13	V11
	IO_L21P_T3_DQS_13	V10
	IO_L21N_T3_DQS_13	V6
	IO_L22P_T3_13	W6
	IO_L22N_T3_13	

XC7Z010CLG400


V3BEST			
ZINGSOM			
Size A4	Document Number 02 FPGA_BANK13_NC		Rev V3.0
Date:	Friday, June 27, 2014	Sheet 3	of 15

U1-2

BANK34

IO_0_34	R19	LEDG0
IO_L1P_T0_34	T11	B34 IO P3
IO_L1N_T0_34	T10	B34 IO N3
IO_L2P_T0_34	T12	B34 IO P12
IO_L2N_T0_34	U12	B34 IO N12
IO_L3P_T0_DQS_PUDC_B_34	U13	B34 IO P9
IO_L3N_T0_DQS_34	V13	B34 IO N9
IO_L4P_T0_34	V12	B34 IO P8
IO_L4N_T0_34	W13	B34 IO N8
IO_L5P_T0_34	T14	B34 IO P13
IO_L5N_T0_34	T15	B34 IO N13
IO_L6P_T0_34	P14	B34 IO P7
IO_L6N_T0_VREF_34	R14	B34 IO N7
IO_L7P_T1_34	Y16	B34 IO P5
IO_L7N_T1_34	Y17	B34 IO N5
IO_L8P_T1_34	W14	B34 IO P4
IO_L8N_T1_34	Y14	B34 IO N4
IO_L9P_T1_DQS_34	T16	B34 IO P16
IO_L9N_T1_DQS_34	U17	B34 IO N16
IO_L10P_T1_34	V15	B34 IO P10
IO_L10N_T1_34	W15	B34 IO N10
IO_L11P_T1_SRCC_34	U14	B34 SC P0
IO_L11N_T1_SRCC_34	U15	B34 SC N0
IO_L12P_T1_MRCC_34	U18	B34 MC P0
IO_L12N_T1_MRCC_34	U19	B34 MC N0
IO_L13P_T2_MRCC_34	N18	B34 MC P1
IO_L13N_T2_MRCC_34	P19	B34 MC N1
IO_L14P_T2_SRCC_34	N20	B34 SC P1
IO_L14N_T2_SRCC_34	P20	B34 SC N1
IO_L15P_T2_DQS_34	T20	B34 IO P2
IO_L15N_T2_DQS_34	U20	B34 IO N2
IO_L16P_T2_34	V20	B34 IO P1
IO_L16N_T2_34	W20	B34 IO N1
IO_L17P_T2_34	Y18	B34 IO P6
IO_L17N_T2_34	Y19	B34 IO N6
IO_L18P_T2_34	V16	B34 IO P11
IO_L18N_T2_34	W16	B34 IO N11
IO_L19P_T3_34	R16	B34 IO P18
IO_L19N_T3_VREF_34	R17	B34 IO N18
IO_L20P_T3_34	T17	B34 IO P15
IO_L20N_T3_34	R18	B34 IO N15
IO_L21P_T3_DQS_34	V17	B34 IO P14
IO_L21N_T3_DQS_34	V18	B34 IO N14
IO_L22P_T3_34	W18	B34 IO P0
IO_L22N_T3_34	W19	B34 IO N0
IO_L23P_T3_34	N17	B34 IO P17
IO_L23N_T3_34	P18	B34 IO N17
IO_L24P_T3_34	P15	B34 IO P19
IO_L24N_T3_34	P16	B34 IO N19
IO_25_34	T19	LEDG1

XC7Z010CLG400




U1-3

BANK35

IO_0_35	G14	LEDG2
IO_L1P_T0_AD0P_35	C20	B35 IO P8
IO_L1N_T0_AD0N_35	B20	B35 IO N8
IO_L2P_T0_AD8P_35	B19	B35 IO P9
IO_L2N_T0_AD8N_35	A20	B35 IO N9
IO_L3P_T0_DQS_AD1P_35	E17	B35 IO P19
IO_L3N_T0_DQS_AD1N_35	D18	B35 IO N19
IO_L4P_T0_35	D19	B35 IO P18
IO_L4N_T0_35	D20	B35 IO N18
IO_L5P_T0_AD9P_35	E18	B35 IO P16
IO_L5N_T0_AD9N_35	E19	B35 IO N16
IO_L6P_T0_35	F16	B35 IO P17
IO_L6N_T0_VREF_35	F17	B35 IO N17
IO_L7P_T1_AD2P_35	M19	B35 IO P2
IO_L7N_T1_AD2N_35	M20	B35 IO N2
IO_L8P_T1_AD10P_35	M17	B35 IO P3
IO_L8N_T1_AD10N_35	M18	B35 IO N3
IO_L9P_T1_DQS_AD3P_35	L19	B35 IO P0
IO_L9N_T1_DQS_AD3N_35	L20	B35 IO N0
IO_L10P_T1_AD11P_35	K19	B35 IO P6
IO_L10N_T1_AD11N_35	J19	B35 IO N6
IO_L11P_T1_SRCC_35	L16	B35 SC P0
IO_L11N_T1_SRCC_35	L17	B35 SC N0
IO_L12P_T1_MRCC_35	K17	B35 MC P0
IO_L12N_T1_MRCC_35	K18	B35 MC N0
IO_L13P_T2_MRCC_35	H16	B35 MC P1
IO_L13N_T2_MRCC_35	H17	B35 MC N1
IO_L14P_T2_AD4P_SRCC_35	J18	B35 SC P1
IO_L14N_T2_AD4N_SRCC_35	H18	B35 SC N1
IO_L15P_T2_DQS_AD12P_35	F19	B35 IO P15
IO_L15N_T2_DQS_AD12N_35	F20	B35 IO N15
IO_L16P_T2_35	G17	B35 IO P5
IO_L16N_T2_35	G18	B35 IO N5
IO_L17P_T2_AD5P_35	J20	B35 IO P4
IO_L17N_T2_AD5N_35	H20	B35 IO N4
IO_L18P_T2_AD13P_35	G19	B35 IO P7
IO_L18N_T2_AD13N_35	G20	B35 IO N7
IO_L19P_T3_35	H15	B35 IO P12
IO_L19N_T3_VREF_35	G15	B35 IO N12
IO_L20P_T3_AD6P_35	K14	B35 IO P11
IO_L20N_T3_AD6N_35	J14	B35 IO N11
IO_L21P_T3_DQS_AD14P_35	N15	B35 IO P1
IO_L21N_T3_DQS_AD14N_35	N16	B35 IO N1
IO_L22P_T3_AD7P_35	L14	B35 IO P13
IO_L22N_T3_AD7N_35	L15	B35 IO N13
IO_L23P_T3_35	M14	B35 IO P10
IO_L23N_T3_35	M15	B35 IO N10
IO_L24P_T3_AD15P_35	K16	B35 IO P14
IO_L24N_T3_AD15N_35	J16	B35 IO N14
IO_25_35	J15	LEDG3

XC7Z010CLG400

BANK34 / 35



U1-5

PS_CLK_500	E7	PS_CLK
PS_POR_B_500	C7	PS_POR#
PS_MIO0_500	E6	NAND_CS
PS_MIO1_500	A7	PHY_RESET
PS_MIO2_500	B8	NAND_ALE
PS_MIO3_500	D6	NAND_WE _{MIO3}
PS_MIO4_500	B7	NAND_D2 _{mio4}
PS_MIO5_500	A6	NAND_D0 _{mio5}
PS_MIO6_500	A5	NAND_D1 _{mio6}
PS_MIO7_500	D8	NAND_CLE
PS_MIO8_500	D5	NAND_RD _{mio8}
PS_MIO9_500	B5	NAND_D4
PS_MIO10_500	E9	NAND_D5
PS_MIO11_500	C6	NAND_D6
PS_MIO12_500	D9	NAND_D7
PS_MIO13_500	E8	NAND_D3
PS_MIO14_500	C5	NAND_BUSY
PS_MIO15_500	C8	USB_RESET

XC7Z010CLG400

U1-6

PS_MIO_VREF_501	E11	PS_MIO_VREF
PS_SRST_B_501	B10	PS_SRST#
PS_MIO16_501	A19	PHY_TX_CLK
PS_MIO17_501	E14	PHY_TXD0
PS_MIO18_501	B18	PHY_TXD1
PS_MIO19_501	D10	PHY_TXD2
PS_MIO20_501	A17	PHY_TXD3
PS_MIO21_501	F14	PHY_TX_CTRL
PS_MIO22_501	B17	PHY_RX_CLK
PS_MIO23_501	D11	PHY_RXD0
PS_MIO24_501	A16	PHY_RXD1
PS_MIO25_501	F15	PHY_RXD2
PS_MIO26_501	A15	PHY_RXD3
PS_MIO27_501	D13	PHY_RX_CTRL
PS_MIO28_501	C16	USB_DATA4
PS_MIO29_501	C13	USB_DIR
PS_MIO30_501	C15	USB_STP
PS_MIO31_501	E16	USB_NXT
PS_MIO32_501	A14	USB_DATA0
PS_MIO33_501	D15	USB_DATA1
PS_MIO34_501	A12	USB_DATA2
PS_MIO35_501	F12	USB_DATA3
PS_MIO36_501	A11	USB_CLKOUT
PS_MIO37_501	A10	USB_DATA5
PS_MIO38_501	E13	USB_DATA6
PS_MIO39_501	C18	USB_DATA7
PS_MIO40_501	D14	IO_MIO40
PS_MIO41_501	C17	IO_MIO41
PS_MIO42_501	E12	IO_MIO42
PS_MIO43_501	A9	IO_MIO43
PS_MIO44_501	F13	IO_MIO44
PS_MIO45_501	B15	IO_MIO45
PS_MIO46_501	D16	IO_MIO46
PS_MIO47_501	B14	IO_MIO47
PS_MIO48_501	B12	IO_MIO48
PS_MIO49_501	C12	IO_MIO49
PS_MIO50_501	B13	IO_MIO50
PS_MIO51_501	B9	IO_MIO51
PS_MIO52_501	C10	PHY_MDC
PS_MIO53_501	C11	PHY_MDIO

XC7Z010CLG400

PS_SRST# << PS_SRST#
 PS_POR# << PS_POR#
 PS_CLK << PS_CLK


USB_DATA[7:0] << USB_DATA[7:0]
 USB_CLKOUT << USB_CLKOUT
 USB_STP << USB_STP
 USB_NXT << USB_NXT
 USB_DIR << USB_DIR

PHY_RXD[3:0] << PHY_RXD[3:0]
 PHY_TXD[3:0] << PHY_TXD[3:0]
 PHY_RX_CLK << PHY_RX_CLK
 PHY_TX_CLK << PHY_TX_CLK
 PHY_RX_CTRL << PHY_RX_CTRL
 PHY_TX_CTRL << PHY_TX_CTRL
 PHY_MDIO << PHY_MDIO
 PHY_MDC << PHY_MDC

NAND_CS << NAND_CS
 NAND_ALE << NAND_ALE
 NAND_WE << NAND_WE
 NAND_CLE << NAND_CLE
 NAND_RD << NAND_RD
 NAND_BUSY << NAND_BUSY
 NAND_D[7:0] << NAND_D[7:0]



IO_MIO40 << IO_MIO40
 IO_MIO41 << IO_MIO41
 IO_MIO42 << IO_MIO42
 IO_MIO43 << IO_MIO43
 IO_MIO44 << IO_MIO44
 IO_MIO45 << IO_MIO45
 IO_MIO46 << IO_MIO46
 IO_MIO47 << IO_MIO47
 IO_MIO48 << IO_MIO48
 IO_MIO49 << IO_MIO49
 IO_MIO50 << IO_MIO50
 IO_MIO51 << IO_MIO51

USB_RESET << USB_RESET
 PHY_RESET << PHY_RESET







set to 0.9V with VCCO_MIO1 at 1.8V.
 In any other case, tie to VCCO_MIO1




Title			
V3BEST ZINGSOM			
Size A4	Document Number	Rev	
	04 PFGA_BANK500_501	V3.0	
Date:	Friday, June 27, 2014	Sheet	5 of 15








D








4




3





2



1






	MIO[6]	MIO[5]	MIO[4]	MIO[3]
JTAG	0	0	0	0
NAND	0	1	0	0
SD	1	1	0	0
PLL Used	0			
PLL Bypassed	1			

MIO Bank1 Voltage
MIO8 0 2.5 V, 3.3 V
MIO8 1 1.8 V

A





V3BEST				
Title				
ZINGSOM				
Size A4	Document Number			Rev
12 CLOCK				V3.0
Date:	Friday, June 27, 2014	Sheet	13 of 15	

