


zingsom V3.0

PAGE01 00 TOP
PAGE02 01 FPGA_BANK0
PAGE03 02 FPGA_BANK13_NC
PAGE04 03 FPGA_BANK34_35
PAGE05 04 PFGA_BANK500_501
PAGE06 05 FPGA_BANK502
PAGE07 06 FPGA_POWER
PAGE08 07 CONFIG
PAGE09 08 DDR3L
PAGE10 09 FLASH
PAGE11 10 LAN
PAGE12 11 USB
PAGE13 12 CLOCK
PAGE14 13 SODIMM
PAGE15 14 SYS POWER

power on sequence
1 ISL8014A->1.0V
2 LM26420->1.8V,1.35V








Tile V3BES I

ZINGSOM

ZE DOCUMENT Number O3 FPGA_BANK34_35


Ate: Friday, June 27, 2014 Sheet 4 of 15





set to 0.9V with VCCO_MIO1 at 1.8V. In any other case, tie to VCCO MIO1








V3BEST Title 'INGSOM Rev V3.0 Size Document Number 05 FPGA BANK502 A4 Date:


Friday, June 27, 2014


Sheet











	V3RES	Т				
itle	ZING	SON	1			
ize A4	Document Number 09 FLASH					Rev V3.(
ate:	Friday, June 27, 2014	Sheet	10	of	15	

