

A

A

B

B


C

C


D

D


U_SolarMppt
SolarMppt.SchDoc




U_3V3_SRIC_EPS
3V3_EPS.SchDoc




U_3V3_MCU
3V3_MCU.SchDoc



A
3V3_VoltageReg.SchDoc




B
3V3_VoltageReg.SchDoc




5V0_VoltageReg




5V0_VoltageReg.SchDoc




M
UnRegPower.SchDoc




N
UnRegPower.SchDoc




PMIC
PMIC.SchDoc



OR_Gate
OR_Gate.SchDoc



SRIC
SetResetIC.SchDoc




CAN1
CAN1.SchDoc



CAN2
CAN2.SchDoc




Mram
Mram.SchDoc




U_Ports
Ports.SchDoc



PC104
PC104-52-52.SchDoc




PWR



APPROVALS		DATE	PROJECT		<div>Altium</div>			
ENG:	.							
DSN:	.		PROJECT REVISION:		DOCUMENT REVISION:		DESIGN ITEM:	
CHK:	.							
REFERENCE DOCUMENTS			* Version control disabled Version control disabled					
BOM:	<BOM DOC NO>							
ASSY DWG:	<ASSY DWG NO>							
FAB DWG:	<FAB DWG NO>							
PCB DWG:	<PCB DWG NO>		SIZE	CAGE CODE	DWG NO.			REV
			A3	?????	<SCH DWG NO>			
SCALE:			FILE NAME		Top.SchDoc			SHEET 1 OF 21

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *					
DSN: *		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:	
CHK: *		Version control disabled Version control disabled			
REFERENCE DOCUMENTS		TITLE			
BOM: <BOM DOC NO>		*			
ASSY DWG: <ASSY DWG NO>	SIZE	CAGE CODE	DWG NO.	REV	
FAB DWG: <FAB DWG NO>	A3	?????	<SCH DWG NO>		
PCB DWG: <PCB DWG NO>	SCALE:	FILE NAME	SolarMppt.SchDoc		SHEET 2 OF 21

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium	
ENG: *				
DSN: *		PROJECT REVISION: *	DOCUMENT REVISION: *	DESIGN ITEM: *
CHK: *		TITLE		
REFERENCE DOCUMENTS		*		
BOM: <BOM DOC NO>		SIZE	CAGE CODE	DWG NO.
ASSY DWG: <ASSY DWG NO>		A3	?????	<SCH DWG NO>
FAB DWG: <FAB DWG NO>		SCALE:	FILE NAME	SHEET 3 OF 21
PCB DWG: <PCB DWG NO>			Panels.SchDoc	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS	DATE	PROJECT	Altium	
ENG: *		PROJECT REVISION: *	DOCUMENT REVISION: *	DESIGN ITEM: *
DSN: *		Version control disabled Version control disabled		
CHK: *		TITLE		
REFERENCE DOCUMENTS		*		
BOM: <BOM DOC NO>		SIZE	CAGE CODE	DWG NO.
ASSY DWG: <ASSY DWG NO>		A3	?????	<SCH DWG NO>
FAB DWG: <FAB DWG NO>		SCALE:	FILE NAME	SHEET 3 OF 21
PCB DWG: <PCB DWG NO>			Panels.SchDoc	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium	
ENG: *		PROJECT REVISION:	Version control disabled	DESIGN ITEM: Version control disabled
DSN: *		TITLE	*	
CHK: *		REFERENCE DOCUMENTS		
BOM: <BOM DOC NO>		SIZE	CAGE CODE	DWG NO.
ASSY DWG: <ASSY DWG NO>		A3	?????	<SCH DWG NO>
FAB DWG: <FAB DWG NO>		SCALE:	FILE NAME	SHEET 3 OF 21
PCB DWG: <PCB DWG NO>			Panels.SchDoc	



PIN FUNCTIONS

R_T (Pin 1): Programs the Frequency of the Internal Oscillator. Connect a resistor from R_T to ground.
 $f(\text{kHz}) = 33,170/R_T (\text{k}\Omega)$

BURST (Pin 2): Used to Set the Automatic Burst Mode Threshold. Connect a resistor and capacitor in parallel from this pin to ground. See the Applications Information section for component value selection. For manual control, ground the pin to force Burst Mode operation, connect to V_{IN} to force fixed frequency PWM mode.

SW1 (Pin 3): Switch Pin Where the Internal Switches A and B are Connected. Connect inductor from SW1 to SW2. An optional Schottky diode can be connected from SW1 to ground for a moderate efficiency improvement. Minimize trace length to keep EMI down.

SW2 (Pin 4): Switch Pin Where the Internal Switches C and D are Connected. For applications with output voltages over 4.3V, a Schottky diode is required from SW2 to V_{OUT} to ensure the SW pin does not exhibit excessive voltage.

PIN FUNCTIONS

GND (Pin 5): Ground for the IC.

V_{OUT} (Pin 6): Output of the Synchronous Rectifier. A filter capacitor is placed from V_{OUT} to GND. A ceramic bypass capacitor is recommended as close to the V_{OUT} and GND pins as possible.

V_{IN} (Pin 7): Input Supply Voltage. Internal V_{CC} for the IC. A 10μF ceramic capacitor is recommended as close to the V_{IN} and GND pins as possible.

SHDN/SS (Pin 8): Combined Soft-Start and Shutdown. Applied voltage <0.4V shuts down the IC. Tie to >1.4V to enable the IC and >1.6V to ensure the error amp is not clamped from soft-start. An R-C from the shutdown command signal to this pin will provide a soft-start function by limiting the rise time of V_C.

FB (Pin 9): Feedback Pin. Connect resistor divider tap here. The output voltage can be adjusted from 1.8V to 5.25V. The feedback reference is typically 1.215V.
$$V_{OUT} = 1.215V \cdot \left(1 + \frac{R1}{R2}\right)$$


V_C (Pin 10): Error Amp Output. An R-C network is connected from this pin to FB for loop compensation. Refer to "Closing the Feedback Loop" section for component selection guidelines. During Burst Mode operation, V_C is internally clamped.

Exposed Pad (Pin 11, DD Package Only): Ground. This pin must be soldered to the PCB and electrically connected to ground.

APPROVALS		DATE	PROJECT		<div>Altium™</div>			
ENG: *								
DSN: *			PROJECT REVISION:		DOCUMENT REVISION:		DESIGN ITEM:	
CHK: *			Version control disabled Version control disabled					
REFERENCE DOCUMENTS			*					
BOM: <BOM DOC NO>								
ASSY DWG: <ASSY DWG NO>			SIZE	CAGE CODE	DWG NO.			REV
FAB DWG: <FAB DWG NO>			A3	?????	<SCH DWG NO>			
PCB DWG: <PCB DWG NO>			SCALE:		FILE NAME		3v3_EPS.SchDoc	SHEET 4 OF 21

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



Useful Equations

Input Voltage: $V_{SENSE} = I_{SENSE} \cdot R_{SENSE}$

Voltage Gain: $\frac{V_{OUT}}{V_{SENSE}} = \frac{R_{OUT}}{R_{IN}}$

Current Gain: $\frac{I_{OUT}}{I_{SENSE}} = \frac{R_{SENSE}}{R_{IN}}$


Transconductance: $\frac{I_{OUT}}{V_{SENSE}} = \frac{1}{R_{IN}}$

Transimpedance: $\frac{V_{OUT}}{I_{SENSE}} = R_{SENSE} \cdot \frac{R_{OUT}}{R_{IN}}$

APPROVALS	DATE	PROJECT	Altium		
ENG: *					
DSN: *		PROJECT REVISION: *	DOCUMENT REVISION: *	DESIGN ITEM: *	
CHK: *		TITLE: *			
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>					
ASSY DWG: <ASSY DWG NO>	SIZE: A3	CAGE CODE: ?????	DWG NO. <SCH DWG NO>	REV	
FAB DWG: <FAB DWG NO>	SCALE:	FILE NAME: 3V3_MCU.SchDoc	SHEET 5 OF 21		
PCB DWG: <PCB DWG NO>					

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS		DATE	PROJECT		<div>Altium™</div>		
ENG: *							
DSN: *			PROJECT REVISION:		DOCUMENT REVISION:	DESIGN ITEM:	
CHK: *					Version control disabled Version control disabled		
REFERENCE DOCUMENTS			* <				

5	6
---	---


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

















APPROVALS		DATE	PROJECT		<div>Altium™</div>		
ENG: *							
DSN: *							
CHK: *			PROJECT REVISION:		DOCUMENT REVISION:	DESIGN ITEM:	
					Version control disabled Version control disabled		
REFERENCE DOCUMENTS			★				
BOM: <BOM DOC NO>							
ASSY DWG: <ASSY DWG NO>							
FAB DWG: <FAB DWG NO>			SIZE	CAGE CODE	DWG NO.		REV
			A3	?????	<SCH DWG NO>		
PCB DWG: <PCB DWG NO>			SCALE:	FILE NAME	UnRegPower.SchDoc		SHEET 8 OF 21

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *					
DSN: *		PROJECT REVISION: *	DOCUMENT REVISION: *	DESIGN ITEM: *	
CHK: *		TITLE			
REFERENCE DOCUMENTS		★			
BOM: <BOM DOC NO>					
ASSY DWG: <ASSY DWG NO>	SIZE A3	CAGE CODE	DWG NO.	REV	
FAB DWG: <FAB DWG NO>	SCALE: 1:1	FILE NAME	SetResetIC.SchDoc		
PCB DWG: <PCB DWG NO>				SHEET 9 OF 21	





REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS		DATE	PROJECT		<div>Altium™</div>				
ENG: *									
DSN: *			PROJECT REVISION: *		DOCUMENT REVISION: *		DESIGN ITEM: *		
CHK: *									
REFERENCE DOCUMENTS			* <						

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:	
DSN: *		Version control disabled Version control disabled			
CHK: *		TITLE			
REFERENCE DOCUMENTS		*			
BOM: <BOM DOC NO>		SIZE	CAGE CODE	DWG NO.	REV
ASSY DWG: <ASSY DWG NO>		A3	?????	<SCH DWG NO>	
FAB DWG: <FAB DWG NO>		SCALE:	FILE NAME	PMIC_Power.SchDoc	SHEET 12 OF 21
PCB DWG: <PCB DWG NO>					

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *					
DSN: *		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:	
CHK: *		Version control disabled Version control disabled			
REFERENCE DOCUMENTS		TITLE			
BOM:	<BOM DOC NO>	★			
ASSY DWG:	<ASSY DWG NO>	SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:	<FAB DWG NO>	A3	?????	<SCH DWG NO>	
PCB DWG:	<PCB DWG NO>	SCALE:	FILE NAME	PMIC_Watchdog.SchDoc	SHEET 13 OF 21

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.





REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS		DATE	PROJECT		<div>Altium™</div>		
ENG: *							
DSN: *							
CHK: *							
REFERENCE DOCUMENTS			★				
BOM: <BOM DOC NO>							
ASSY DWG: <ASSY DWG NO>							
FAB DWG: <FAB DWG NO>							
PCB DWG: <PCB DWG NO>							
PROJECT REVISION:		DOCUMENT REVISION:		DESIGN ITEM:			
Version control disabled		Version control disabled		Version control disabled			
TITLE							
SIZE			CAGE CODE	DWG NO.		REV	
A3			?????	<SCH DWG NO>			
SCALE:		FILE NAME			SHEET	OF	
		PMIC_Crystal.SchDoc			14	21	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.











REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS		DATE	PROJECT		<div>Altium</div>			
ENG: *								
DSN: *								
CHK: *								
REFERENCE DOCUMENTS			★					
BOM: <BOM DOC NO>								
ASSY DWG: <ASSY DWG NO>								
FAB DWG: <FAB DWG NO>								
PCB DWG: <PCB DWG NO>								
			PROJECT REVISION: Version control disabled		DOCUMENT REVISION: Version control disabled		DESIGN ITEM: Version control disabled	
			TITLE					



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *					
DSN: *		PROJECT REVISION: *	DOCUMENT REVISION: *	DESIGN ITEM: *	
CHK: *		Version control disabled Version control disabled			
REFERENCE DOCUMENTS		*			
BOM: <BOM DOC NO>					
ASSY DWG: <ASSY DWG NO>		SIZE A3	CAGE CODE *****	DWG NO. <SCH DWG NO>	REV
FAB DWG: <FAB DWG NO>		SCALE: 1:1	FILE NAME OR_Gate.SchDoc	SHEET 16	OF 21
PCB DWG: <PCB DWG NO>					



REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *	--/--/--	*			
DSN: *	--/--/--	PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:	
CHK: *	--/--/--	Version control disabled Version control disabled			
REFERENCE DOCUMENTS		TITLE			
BOM: <BOM DOC NO>		*			
ASSY DWG: <ASSY DWG NO>	SIZE	CAGE CODE	DWG NO.	REV	
FAB DWG: <FAB DWG NO>	A3	?????	<SCH DWG NO>		
PCB DWG: <PCB DWG NO>	SCALE:	FILE NAME	PC104-52-52.SchDoc		SHEET 17 OF 21

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *					
DSN: *		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:	
CHK: *		Version control disabled Version control disabled			
REFERENCE DOCUMENTS		TITLE			
BOM:	<BOM DOC NO>	*			
ASSY DWG:	<ASSY DWG NO>	SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:	<FAB DWG NO>	A3	?????	<SCH DWG NO>	
PCB DWG:	<PCB DWG NO>	SCALE:	FILE NAME	Mram.SchDoc	SHEET 18 OF 21

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.






REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *					
DSN: *		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:	
CHK: *		Version control disabled Version control disabled			
REFERENCE DOCUMENTS		TITLE			
BOM:	<BOM DOC NO>	*			
ASSY DWG:	<ASSY DWG NO>	SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:	<FAB DWG NO>	A3	?????	<SCH DWG NO>	
PCB DWG:	<PCB DWG NO>	SCALE:	FILE NAME	CAN1.SchDoc	
			SHEET	19	OF 21

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *					
DSN: *		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:	
CHK: *		TITLE			
REFERENCE DOCUMENTS		*			
BOM: <BOM DOC NO>					
ASSY DWG: <ASSY DWG NO>	SIZE: A3	CAGE CODE: ?????	DWG NO. <SCH DWG NO>	REV	
FAB DWG: <FAB DWG NO>	SCALE:	FILE NAME: Ports.SchDoc	SHEET: 21	OF: 21	
PCB DWG: <PCB DWG NO>					