

Zebu Basic Training

September 16 - 20, 2013

This training is for Verification ACs and CAEs. The prerequisite is to have knowledge of Verilog and C++ language and generic design verification.

Day 1	Agenda:
Recorded Training: http://us01-webcast-04/Webcast_On- Demand/Zebu Basic Training 9-16-13	Overview
Day 2	Agenda:
Recorded Training: http://us01-webcast-04/Webcast_On- Demand/ZeBu Basic Training 9-17-13	SynthesisCompilation
Day 3	Agenda:
Recorded Training: http://us01-webcast-04/Webcast_On- Demand/Zebu_Basic_Training_9-18-13	RuntimeHDL Co-Simulation
Day 4	Agenda:
Recorded Training: http://us01-webcast-04/Webcast_On-Demand/Zebu_Basic_Training_9-19-13	C/C++ Co-simulation
Day 5	Agenda:
Recorded Training: http://us01-webcast-04/Webcast_On- Demand/Zebu_Basic_Training_9-20-13	Using TransactorsDesigning zcei Transactors