EXPERIMENT-2


AIM: To design a half-adder circuit using

i. Logic Gates

ii. NAND gate only

TOOL USED: Circuit Verse

THEORY: Half adder is a combinational circuit that simply adds two binary numbers. If we assume A and B as the two bits whose addition is to be performed, the block diagram and a truth table for half adder with A, B as inputs and Sum, Carry as outputs can be tabulated as follows.



Block Diagram

Truth Table


Inj	put	Output					
A	В	Sum	Carry				
0	0	0	0				
0	1	1	0				
1	0	1	0				
1	1	0	1				

The sum output of the binary addition carried out above is similar to that of an Ex-OR operation while the carry output is similar to that of an AND operation. The same can be verified with the help of Karnaugh Map.

The K Map simplification and logic diagram for sum output is shown below.

$A \setminus$	B 0	1
0	0	1
	1	0
1		


K-Map for Carry



K-Map for Sum


OBSERVATIONS:


i. Logic Gates S=AB'+A'B C=A.B



Time	1	2	3	4	 6	7	 9	10
Fl								
Fl								
Fl								
Fl								

Time	11	2	3	1	5	6	7	 9	10
Fl									
F1									
F1									
F1									







Time	11	2	3 4	5	6	7 8	9	10
Fl								
F1								
Fl								
F1								

	Time	1	 3	1	5	 7	 9	10
F	71							
F	71							
F	71							
I	71							


ii. NAND gate only





Time	ļ	1	2	3	4	5	6	7	 9	10
A										
В										
S										
С										



Time	11	2]	1	5	6	,7,,	 9	10
A									
В									
S									
С									







RESULT: The Half Adder is successfully designed and verified.