EE2016: Microprocessors Lab Experiment # 5:ARM Assembly - Computations in ARM

Amizhthni PRK, EE21B015 Nachiket Dighe, EE21B093

October 23, 2022

Contents

1	Equ	Equipments used					
2	Fac: 2.1 2.2 2.3 2.4	torial of a Number Aim in this part 1 of experiment:	3 3 4 6				
3	Combination of lower 4-bits of each Byte of a given 4-byte LIST						
	3.1	Aim in this part 2 of experiment:	8				
	3.2	Algorithm	8				
	3.3	Code	8				
	3.4	Explanation	9				
	3.5	Output figures	9				
4	To	check Odd/Even number	10				
	4.1	Aim in this part 3 of experiment:	10				
	4.2	Algorithm, Approach, Code Explanation					
	4.3	Code	10				
	4.4	Output figures	11				
\mathbf{L}_{i}^{t}	ist o	of Figures					
	1	The internal structure of ARM processor	1				
	2	The exhaustive set of commands used	2				
	3	Condition code mnemonics	2				
	4	$Output(R3 = 0x2D0)$ for input of $6 \dots \dots \dots \dots \dots \dots$	6				
	5	Output(R3 = $0x078$) for input of 5	7				
	6	1 , , , ,	9				
	7	When input is $0x0A$, result in Register $R2 = 0x00$	11				
	8	When input is $0xFF$, result in register $R2 = 0x01$	11				

1 Equipments used

- KEIL 5 IDE for ARM
- Flashmagic software for programming flash memory
- This experiment used just emulation, needed no hardware components such as ARM7 hardware kit, USB to serial converter and Serial cross cable.
- We thoroughly went through the first 6 chapters of Welsh ARM textbook.




Figure 1: The internal structure of ARM processor

Operation	Meaning	Operation	Meaning
Mnemonic		Mnemonic	
ADC	Add with Carry	ORR	Logical OR
ADD	Add	RSB	Reverse Subtract
AND	Logical AND	RSC	Reverse Subtract with
			Carry
В	Un conditional	SBC	Subtract with Carry
	Bran ch		
Bcc	Branch on	SMLAL	Mult Accum Signed Long
	Condition		
BIC	Bit Clear	SMULL	Multiply Signed Long
BL	Branch and Link	STM	Store Multiple
CMP	Compare	STR	Store Register (Word)
EOR	Exclusive OR	STRB	Store Register (Byte)
LDM	Load Multiple	SUB	Subtract
LDR	Load Register	SWI	Software Interrupt
	(Word)		
LDRB	Load Register	SWP	Swap Word Value
	(Byte)		
MLA	Multiply	SWPB	Swap Byte Value
	Accumulate		
MOV	Move	TEQ	Test Equivalence
MRS	Load SPSR or	TST	Test
	CPSR		
MSR	Store to SPSR or	UMLAL	Mult Accum Unsigned
	CPSR		Long
MUL	Multiply	UMULL	Multiply Unsigned Long
MVN	Logical NOT		

Figure 2: The exhaustive set of commands used

Mnemonic	Condition	Mnemonic	Condition
CS	Carry S et	CC	Carry Clear
EQ	Equal (Zero Set)	NE	Not Equal (Zero
			Clear)
VS	Overflow Set	VC	Overflow Clear
GT	Greater Than	LT	Less Than
GE	Greater Than or	LE	Less Than or Equal
	Equal		
PL	Plus (Positive)	MI	Minus (Negative)
HI	Higher Than	LO	Lower Than (aka
			CC)
HS	Higher or Same	LS	Lower or Same
	(aka CS)		

Figure 3: Condition code mnemonics

2 Factorial of a Number

2.1 Aim in this part 1 of experiment:

Compute the factorial of a given number using ARM processor through assembly programming.

2.2 Algorithm, Approach, Code Explanation

- We start with a code block named FACTORIAL
- We store the given input value whose factorial is to be calculated in register R0.
- In this case, we store 6 in R0.
- The BL instruction copies the address of the next instruction into r14 (lr, the link register), and causes a branch to label.
- Therefore, only once the register 3 stores the value 1. Thus this is a subroutine.
- CMP Compare: subtracts a register or an immediate value from a register value and updates condition codes.
- CMP sets Z flag if R0 is 1
- R3 is initially 1. It is multiplied by the value in R0.
- R0 is initially set at 6. The next value of R3 is thus 6.
- R0 is reduced by 1, thus it becomes 5. This register also acts as the count.
- Branch if greater than command, i.e if $R0 \ge 1$, then loop branches and it continues.
- In the next loop, R3 becomes 6×5 and so on.
- After 6 such loops, the BGT condition fails and MOV instruction is used.
- Register R14 is also known as the Link Register or LR. It is used to hold the return address for a subroutine. When a subroutine call is performed via a BL instruction, R14 is set to the address of the next instruction. To return from a subroutine you need to copy the Link Register into the Program Counter.
- Clearly, R3 contains 0X2D0 which is 720 in hexadecimal.
- R14 and R15 have the same value.
- Register R15 holds the Program Counter known as the PC. It is used to identify which instruction is to be preformed next. As the PC holds the address of the next instruction it is often referred to as an instruction pointer.
- When an instruction writes to R15 the normal result is that the value written is treated as an instruction address and the system starts to execute the instruction at that address3.
- Current Processor Status Registers: CPSR Rather surprisingly the current processor status register (CPSR) contains the current status of the processor. This includes various condition code flags, interrupt status, processor mode and other status and control information.

• The exception modes also have a saved processor status register (SPSR), that is used to preserve the value of the CPSR when the associated exception occurs. Because the User and System modes are not exception modes, there is no SPSR available.

2.3 Code

The code for finding the factorial of a given number is given in listing 1. An extra method using subroutines is mentioned under 2. We have not used the code in our experiment yet.

```
AREA factorial, CODE, READONLY
                                     ; Name this block of code factorial
2
3
  ENTRY
                                     ; Mark first instruction to execute
           MOV RO,#6
                                         ; Set up parameters
                                         ; RO takes in value of input 6
6
           BL FACT
  B1
      B B1
                                     ; Subroutine call is performed via BL
       instruction,
  FACT MOV R3,#1
                                     ; Set up parameters
10
                                     ; R3 takes up value 1
11
                                     ; Set up parameters
  loop CMP RO,#1
12
           MULGT R3,R0,R3
                                         ; R3 is multiplied by the next numbers
13
           SUBGT RO, RO, #1
                                         ; RO has the count, RO is reduced by 1
14
                                         ; every time a number is multiplied
                                         ; When RO is non zero
           BGT loop
16
                                         ; the line control shifts to the block
17
       named loop
           MOV PC,R14
                                         ; Link Register or LR is used to
18
                                         ; hold the return address for a
19
       subroutine
                                     ; R14 is set to the address of the next
20
       instruction.
                                     ; To return from a subroutine you need to
21
       copy the
                                     ; Link Register into the Program Counter.
22
           END
                                         ; End of program
```

Listing 1: Code for factorial finding

```
* a subroutine to find the factorial of a number

TTL Ch10Ex6

AREA Program, CODE, READONLY

ENTRY

Main

LDR RO, Number ;get number

BL Factor ;branch/link

STR RO, FNum ;store the factorial
```

```
11
                SWI &11 ;all done
12
13
              _____
14
              Factor subroutine
              _____
16
17
             Purpose
18
             Recursively find the factorial of a number
19
20
             Initial Condition
             RO contains the number to factorial
22
23
             Final Condition
24
             RO = factorial of number
25
26
27
             Registers changed
             RO and R1 only
28
29
              Sample case
30
              Initial condition
31
              Number = 5
32
              Final condition
34
              FNum = 120 = 0x78
35
36
  Factor
37
               STR RO, [R12], #4; push to stack
38
               STR R14, [R12], #4; push the return address
               SUBS RO, RO, #1; subtract 1 from number
40
               BNE F_Cont ;not finished
41
42
               MOV RO, #1 ; Factorial == 1
43
               SUB R12, R12, #4; adjust stack pointer
44
               B Return ; done
45
46
  F_Cont
47
               BL Factor; if not done, call again
48
  Return
49
               LDR R14, [R12], #-4 ;return address
               LDR R1, [R12], #-4; load to R1 (can't do MUL R0, R0, xxx)
               MUL RO, R1, RO ; multiply the result
52
               MOV PC, LR; and return
53
54
               AREA Data1, DATA
55
  Number DCD 5
                       ;number
  FNum DCD 0 ;factorial
57
               END
```

Listing 2: Code for factorial finding using subroutines

2.4 Outputs




Figure 4: Output(R3 = 0x2D0) for input of 6




Figure 5: Output(R3 = 0x078) for input of 5

3 Combination of lower 4-bits of each Byte of a given 4-byte LIST

3.1 Aim in this part 2 of experiment:

• Combine the low four bits of each of the four consecutive bytes beginning at LIST into one 16-bit half word. The value at LIST goes into the most significant nibble of the result. Store the result in the 32-bit variable RESULT.

3.2 Algorithm

- START
- Store the contents of the given 4-byte LIST in a Register R0
- Initialize R3 to 12 for using it to rotate the contents of Register R0
- Logically AND R0 with 0x0F so that the Least significant nibble is stored in R4
- To combine the given result we Logically OR register R4 with 0
- Since this should be our most Significant Nibble, rotate it Left by 12 bits
- Change the counter R3 by 4(for making it 2nd Most significant Nibble)
- Do this Process until R3 becomes 0
- Store the given Result in R1
- END the program

3.3 Code

The code used for combining Elements of an array is given below in listing 3.

```
AREA program, CODE, READONLY
            ENTRY
2
  Main
3
           LDR RO, LIST ;Store contents of array LIST in register RO
4
           LDR R1,=0 ;Initialize R1 to 0
5
           LDR R3,= 12 ; Initialize R3 to 12 for rotation of bits
  loop
           AND R4, R0, #&OF ; To get the last 4 bits and store in R4
9
           MOV R4, R4, LSL R3; Shift the result by 3 nibbles
10
           ORR R1, R4
11
           SUB R3, R3, #4
12
            MOV RO, RO, LSR #8 ;To get the last 4 bits of the 2nd element of
13
      LIST
           CMP RO, #O
14
           BNE loop
15
16
           LDR R2, = Result;
           STR R1, [R2]
18
       LSL R1,#16 ;To store the result in first 16-bits of 32-bits
19
```

Listing 3: Combining lower 4-bits of each Byte of LIST

3.4 Explanation

- When the list of 4 bytes are 01,02,03 and 04.
- The lower four bits are 1,2,3 and 4. They are stored in R1 as a combined number.

3.5 Output figures




Figure 6: Output in Register R1 when we take input as 0x01, 0x02, 0x03, 0x04

4 To check Odd/Even number

4.1 Aim in this part 3 of experiment:

• Given a 32 bit number, identify whether it is an even or odd. (Your implementation should not involve division).

4.2 Algorithm, Approach, Code Explanation

- We name the code block PROGRAM.
- R0 is the register to be loaded.
- If the value of expression is within range of a MOV or MVN instruction, the assembler generates the appropriate instruction.
- If the value of expression is not within range of a MOV or MVN instruction, the assembler places the constant in a literal pool and generates a program-relative LDR instruction that reads the constant from the literal pool.
- Here the pseudo instruction is used to generate literal constants when an immediate value cannot be moved into a register because it is out of range of the MOV and MVN instructions.
- R0 stores the input number
- R1 has value 1. When R0 is used in an AND logical operation with 1 (It is a 32 bit logical bitwise AND operation), the LSB is stored in R2.
- STR instructions store a register value into memory.
- Why this works: When given number is odd, the last bit(LSB) is 1. 1 AND 1 is 1.
- If R2 is 1, the number is ODD, This is indeed the case when input is 0xFF.
- Why this works: When given number is even, the last bit(LSB) is 0. 0 AND 1 is 0.
- If R2 is 0, the number is EVEN, This is indeed the case when input is 0x0A.

4.3 Code

The code used for finding whether the given number is odd/even??.

```
AREA program, CODE, READONLY
2
         ENTRY
         LDR RO, = 0x0A ; input
4
             LDR R1,=0x01 ; Register to logically AND with input
5
             AND R2,R0,R1 ; logical AND with R1 to find the LSB of the input
6
       and store in R2
             STR R3, [R2]; If R0 is 1 then the number is odd, if R0 is 0 number
7
       is even
         END
9
10
```

Listing 4: 32 bit odd/even

4.4 Output figures




Figure 7: When input is 0x0A, result in Register R2 = 0x00




Figure 8: When input is 0xFF, result in register R2 = 0x01