

# EE2016: Microprocessors Lab

## Experiment # 1

Amizhthni PRK, EE21B015

Collaborator:

Nachiket Dighe, EE21B093

October 1, 2022

## Contents

<b>1</b>	<b>Series-Parallel Multiplier</b>	<b>1</b>
1.1	Approach . . . . .	1
1.2	Code . . . . .	1
1.3	Code Inputs and Outputs . . . . .	3
1.4	Verilog Code explanation . . . . .	4
<b>2</b>	<b>Booth's Multiplier</b>	<b>5</b>
2.1	Approach . . . . .	5
2.2	Code . . . . .	5
2.3	Outputs and code inputs . . . . .	7
2.4	Verilog Code explanation . . . . .	10
<b>3</b>	<b>Comparison of both the outputs</b>	<b>11</b>

## List of Figures

1	Serial Parallel multiplier . . . . .	1
2	Sample input (A=5 , B=2) . . . . .	3
3	Output (product=10) . . . . .	3
4	Booth's multiplier . . . . .	5
5	Sample input (mc=2 , mp=2) . . . . .	8
6	Output (prod = 4) . . . . .	8
7	Sample input (mc=6 , mp=4) . . . . .	9
8	Output (prod=24) . . . . .	9

# 1 Series-Parallel Multiplier

Implementation of a 4-bit Serial-Parallel Multiplier in FPGA (Xilinx's Spartan 3E Board)

## 1.1 Approach

- Multiply the multiplicand by Least Significant Digit of multiplier, shift right, then repeat for the next digit to writeout the product beneath the first product, keep doing till Most Significant Digit and add them now. The only difference is that for each multiplication above, use repeated addition and use the same accumulator to hold the product.
- Of the different kinds of circuits, we use Serial - parallel multipliers for hardware simplicity and moderate speed.
- An extra bit at the left end of the product register temporarily stores any carry generated when the multiplicand is added to the accumulator
- The current multiplier bit is denoted by M while C denotes carry.




Figure 1: Serial Parallel multiplier

## 1.2 Code

The code used for Series-Parallel Multiplier and its testbench is given below in listing 1 and 2.

```
1 module noradd(  
2     input [3:0]A,  
3     input [3:0]B,  
4     output reg [7:0]product  
5 );  
6 always@(A or B)  
7 begin  
8  
9     product = 8'b00000000;
```

```

10     if(B[0] == 1'b1)
11         product = product + (A<<0);
12     if(B[1] == 1'b1)
13         product = product + (A<<1);
14     if(B[2] == 1'b1)
15         product = product + (A<<2);
16     if(B[3] == 1'b1)
17         product = product + (A<<3);
18
19 end
20 endmodule

```

Listing 1: Code used for Series Parallel Multiplier

```

1 module test1;
2
3     // Inputs
4     reg [3:0] A;
5     reg [3:0] B;
6
7     // Outputs
8     wire [7:0] product;
9
10    // Instantiate the Unit Under Test (UUT)
11    noradd uut (
12        .A(A),
13        .B(B),
14        .product(product)
15    );
16
17    initial begin
18        // Initialize Inputs
19        A = 0;
20        B = 0;
21
22        // Wait 100 ns for global reset to finish
23        #100;
24
25        // Add stimulus here
26        A = 1;
27        B = 1;
28    end
29
30 endmodule

```

Listing 2: Testbench used for Series Parallel Multiplier

## 1.3 Code Inputs and Outputs




Figure 2: Sample input (A=5 , B=2)




Figure 3: Output (product=10)

#### 1.4 Verilog Code explanation

1. **Step 1:** Load the initial values for the registers.  $A$  = Multiplicand ,  $B$  = Multiplier and an output register(product) = 0.
2. **Step 2:** Check for the Least significant bit of the multiplier. If its 1 then the output register should add the Multiplicand.
3. **Step 3:** Repeat this process for 2nd least significant bit of Multiplier but this time shift the Multiplicand by left once.
4. **Step 4:** Repeating for 3rd and 4th bit of Multiplier our result ( $A*B$ ) is stored in register product.
5. **Step 5:** Stop.

## 2 Booth's Multiplier

Implementation of a 4-bit Booth's Multiplier in FPGA (Xilinx's Spartan 3E Board)

### 2.1 Approach

- Booth's multiplication algorithm is an algorithm that multiplies two signed binary numbers in fewer additions and subtractions than the normal multiplication algorithm.




Figure 4: Booth's multiplier

### 2.2 Code

The code used for Booth's Algorithm and its testbench is given below in listing 3 and 4.

```
1 module BOOTHSMULTIPLIER(  
2     output [7:0] prod,  
3     output busy,  
4     input [3:0] mc,  
5     input [3:0] mp,  
6     input clk,  
7     input start  
8 );  
9 reg [3:0] A, Q, M; // all registers are of 4 bits  
10 reg Q_1;  
11 reg [2:0] count;
```

```

12 wire [3:0] sum, difference;
13
14 always @*(posedge clk)
15 begin
16     if (start)
17     begin
18         A <= 1'b0;
19         M <= mc;
20         Q <= mp;
21         Q_1 <= 1'b0; // bit written to the left of lsb of number to be
           ↳ multiplied
22         count <= 3'b0;
23     end
24     else
25     begin
26         case ({Q[0], Q_1})
27             2'b0_1 : {A, Q, Q_1} <= {sum[3], sum, Q};
28             2'b1_0 : {A, Q, Q_1} <= {difference[3], difference, Q};
29             default: {A, Q, Q_1} <= {A[3], A, Q};
30         endcase
31         count <= count + 1'b1;
32     end
33 end
34 alu adder(sum, A, M, 0); // adder
35 alu subtractor(difference, A, ~M, 1); //subtractor using 2's complement
36 assign prod = {A, Q}; // make it fill up the arguments
37 assign busy = (count < 5);
38 endmodule
39
40 // The following is an alu. It is an adder, but capable of subtraction:
41 // Recall that subtraction means adding the two's complement--  $a - b = a +$ 
           ↳  $(-b) = a + (\text{inverted } b + 1)$ 
42 // The 1 will be coming in as cin (carry-in)
43 module alu(out, a, b, cin);
44     output [3:0] out;
45     input [3:0] a;
46     input [3:0] b;
47     input cin;
48     assign out = a + b + cin;
49 endmodule

```

Listing 3: Code used for Booth's Multiplier

```

1 module BOOTHSMULTIPLIER_TB;
2
3     // Inputs
4     reg [3:0] mc;
5     reg [3:0] mp;
6     reg clk;
7     reg start;

```



```

8
9 // Outputs
10 wire [7:0] prod;
11 wire busy;
12
13 // Instantiate the Unit Under Test (UUT)
14 BOOTHSMULTIPLIER uut (
15     .prod(prod),
16     .busy(busy),
17     .mc(mc),
18     .mp(mp),
19     .clk(clk),
20     .start(start)
21 );
22
23 initial begin
24     // Initialize Inputs
25     mc = 4'b0011;
26     mp = 4'b0010;
27     clk = 1;
28     start = 1;
29     #10 clk = ~clk;
30     #10 clk = ~clk;
31     start = 0;
32     #10 clk = ~clk;
33     #10 clk = ~clk;
34     #10 clk = ~clk;
35     #10 clk = ~clk;
36     #10 clk = ~clk;
37     #10 clk = ~clk;
38     #10 clk = ~clk;
39     #10 clk = ~clk;
40
41
42     $finish;
43 end
44
45 initial begin
46     $dumpfile("BOOTHSMULTIPLIER_TB.vcd");
47     $dumpvars(0,BOOTHSMULTIPLIER_TB);
48 end
49
50
51 endmodule

```

Listing 4: Testbench used for Booth's Multiplier

## 2.3 Outputs and code inputs




Figure 5: Sample input (mc=2 , mp=2)




Figure 6: Output (prod = 4)





Figure 8: Output (prod=24)

## 2.4 Verilog Code explanation

1. **Step 1:** Load the initial values for the registers.  $A = 0$  (Accumulator),  $Q1 = 0$ ,  $M$  = Multiplicand,  $Q$  = Multiplier and  $n$  is the count value which equals the number of bits of multiplier.
2. **Step 2:** Check the value of  $Q0, Q1$ . If 00 or 11, goto step 5. If 01, goto step 3. If 10, goto step 4.
3. **Step 3:** Perform  $A = A + M$ . Goto step 5.
4. **Step 4:** Perform  $A = A - M$ .
5. **Step 5:** Perform Arithmetic Shift Right of  $A, Q, Q1$  and decrement count.
6. **Step 6:** Check if counter value  $n$  is zero. If yes, goto next step. Else, goto step 2.
7. **Step 7:** Stop.

In **IDLE** state, we wait for the start pulse. Upon its arrival, move to **START** state. In **START** state, we follow the same algorithm and perform the computations using verilog logic as long as counter  $< 3$ . (Incrementing counter is used). Upon counter completion, we send out valid pulse and goto **IDLE** state.

### 3 Comparison of both the outputs

1. **Serial-Parallel Multiplier:** One operand is fed to the circuit in parallel while the other is in serial.  $N$  partial products are formed for each cycle. On successive cycles, each cycle does the addition of one column of the multiplication table of  $M \times N$  Partial Products. The final results are then stored in the output register after completing  $N+M$  cycles.
2. **Booth's Algorithm:** Our Multipliers should consume less power and less space for efficient performance. Booth algorithm provides the procedure of multiplication of binary integers with 2's complement representation, hence uses of additions and subtractions would be reduced.