{"payload":{"header_redesign_enabled":false,"results":[{"id":"14003679","archived":false,"color":"#DAE1C2","followers":42,"has_funding_file":false,"hl_name":"hjking/uvm_gen","hl_trunc_description":"UVM Generator","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":14003679,"name":"uvm_gen","owner_id":169359,"owner_login":"hjking","updated_at":"2024-05-09T03:20:29.229Z","has_issues":true}},"sponsorable":false,"topics":["vim-script","uvm"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":99,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahjking%252Fuvm_gen%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/hjking/uvm_gen/star":{"post":"Ce6GgLkTMwJFpkck2oCH5NEOs0odGp_Kcg1YEuTsEQEVzKnhHpOpsQ91zWMq3Pm877PMXZCjPVAsRKgFfLaKNg"},"/hjking/uvm_gen/unstar":{"post":"DDgNNecaidW-NHiakn2QbyPOJXW35fZ_gKFl3KamleW4rWDLOestGjYP7b1b4R9mPkfc02kjXRfFC8SgBrlnUg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"g3mS8E72Ma2hx_ZIERpU7VMa1ogIoTngXQ0zlGskKF1YpGuIJj7ukGt0JCr10vFa-dKIOHPwfWZgaB0c5_9ZHQ"}}},"title":"Repository search results"}