



8Mbit Asynchronous Fast Static RAM

Features

- Fast Access Time : 8, 10, 12, 15ns
- CMOS Low Power Dissipation
Standby (TTL) : 25mA (Max.)
(CMOS) : 15mA (Max.)
Operating : 80mA (8ns, Max.)
70mA (10ns, Max.)
- 5.0V, 3.3V or 1.8V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)
LB : I/O0~ I/O7, UB : I/O8~ I/O15
- Standard 48FBGA and 44TSOP2 Package type
- ROHS compliant
- Industrial Temperature

Description

The VTI508(H/N/L)16T(L) and VTI508(H/N/L)08T(L) is a 8,388,608-bit high-speed Static Random Access Memory organized as 512K(1M) words by 16(8) bits.

The device uses 16(8) common input and out-put lines and have an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using advanced CMOS process, 6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

Ordering Information

Density	Org.	Part Number	Vcc (V)	tAA(ns)	Package	Temp.
8Mbit	512Kb x 16bit	VTI508HF16VM-10I	5.0	10	44 TSOP2	-40℃ to 85℃
		VTI508NF16VM-10I	3.3	10	44 TSOP2	
		VTI508LF16VM-10I	1.8	15	44 TSOP2	
		VTI508HF16LM-10I	5.0	10	48 FBGA	
		VTI508NF16LM-10I	3.3	10	48 FBGA	
		VTI508LF16LM-10I	1.8	15	48 FBGA	
	1Mb x 8bit	VTI508HF08VM-10I	5.0	10	44 TSOP2	
		VTI508NF08VM-10I	3.3	10	44 TSOP2	
		VTI508LF08VM-10I	1.8	15	44 TSOP2	
		VTI508HF08LM-10I	5.0	10	48 FBGA	
		VTI508NF08LM-10I	3.3	10	48 FBGA	
		VTI508LF08LM-10I	1.8	15	48 FBGA	




Logic Block Diagram - 512K x 16



PKG Pin Configurations - 512K x 16

48FBGA




	1	2	3	4	5	6
A	$\overline{\text{LB}}$	$\overline{\text{OE}}$	A ₀	A ₁	A ₂	NC
B	I/O ₈	$\overline{\text{UB}}$	A ₃	A ₄	$\overline{\text{CS}}$	I/O ₀
C	I/O ₉	I/O ₁₀	A ₅	A ₆	I/O ₁	I/O ₂
D	V _{ss}	I/O ₁₁	A ₁₇	A ₇	I/O ₃	V _{cc}
E	V _{cc}	I/O ₁₂	NC	A ₁₆	I/O ₄	V _{ss}
F	I/O ₁₄	I/O ₁₃	A ₁₄	A ₁₅	I/O ₅	I/O ₆
G	I/O ₁₅	NC	A ₁₂	A ₁₃	$\overline{\text{WE}}$	I/O ₇
H	A ₁₈	A ₈	A ₉	A ₁₀	A ₁₁	NC


Pin Name	Pin Function
A ₀ - A ₁₈	Address Inputs
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
$\overline{\text{OE}}$	Output Enable
$\overline{\text{LB}}$	Lower-byte Control(I/O ₀ ~I/O ₇)
$\overline{\text{UB}}$	Upper-byte Control(I/O ₈ ~I/O ₁₅)
I/O ₀ ~ I/O ₁₅	Data Inputs/Outputs
V _{cc}	Power
V _{ss}	Ground
N.C	No Connection



Logic Block Diagram - 1M x 8



PKG Pin Configurations - 1M x 8



48FBGA

	1	2	3	4	5	6
A	NC	\overline{OE}	A ₀	A ₁	A ₂	NC
B	NC	NC	A ₃	A ₄	\overline{CS}	I/O ₀
C	NC	NC	A ₅	A ₆	I/O ₁	I/O ₂
D	Vss	NC	A ₁₇	A ₇	I/O ₃	Vcc
E	Vcc	NC	NC	A ₁₆	I/O ₄	Vss
F	NC	NC	A ₁₄	A ₁₅	I/O ₅	I/O ₆
G	NC	NC	A ₁₂	A ₁₃	\overline{WE}	I/O ₇
H	A ₁₈	A ₈	A ₉	A ₁₀	A ₁₁	A ₁₉

Pin Name	Pin Function
A ₀ - A ₁₉	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O ₀ ~ I/O ₇	Data Inputs/Outputs
Vcc	Power
Vss	Ground
N.C	No Connection

**Absolute Maximum Ratings***

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to VSS	1.8V Product	V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5V	V
	3.3V Product			
	5.0V Product			
Voltage on V _{CC} Supply Relative to VSS	1.8V Product	V _{IN} , V _{OUT}	-0.5 to 4.6	V
	3.3V Product		-0.5 to 7.0	
	5.0V Product			
Power Dissipation		P _D	1.0	W
Storage Temperature		T _{STG}	-65 to 150	°C
Operating Temperature	Industrial	T _A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions* (TA=0 to 70°C)

Parameter	Operating Vcc(V)	Symbol	Min	Typ	Max	Unit
Supply Voltage	5.0	VCC	4.5	5.0	5.5	V
	3.3	VCC	2.4	3.3	3.6	
	1.8	VCC	1.65	1.8	2.2	
Ground		VSS	0	0	0	V
Input High Voltage	5.0	VIH	2.2	-	VCC+0.5	V
	3.3	VIH	2.0	-	VCC+0.3	
	1.8	VIH	1.4	-	VCC+0.2	
Input Low Voltage	5.0	VIL	-0.3	-	0.8	V
	3.3	VIL	-0.3	-	0.7	
	1.8	VIL	-0.2	-	0.4	

* The above parameters are also guaranteed for industrial temperature range.



DC and Operating Characteristics*(TA=0 to 70°C)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	VIN=VSS to VCC		-2	2	μA
Output Leakage Current	ILO	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ VOUT=VSS to VCC		-2	2	μA
Operating Current**	ICC	Min. Cycle, 100% Duty CS=VIL, VIN=VIH or VIL, IOUT=0mA	8ns	-	80	mA
			10ns	-	70	
			12ns	-	65	
			15ns	-	60	
Standby Current	ISB	Min. Cycle, $\overline{CS}=V_{IH}$		-	25	mA
	ISB1	f=0MHz, $\overline{CS}\geq V_{CC}-0.2V$, VIN $\geq V_{CC}-0.2V$ or VIN $\leq 0.2V$		-	15	
Output Low Voltage Level	VOL	VCC=4.5V, IOL=8mA, 5.0V Product		-	0.4	V
		VCC=3.0V, IOL=8mA, 3.3V & Wide VCC** Product		-	0.4	
		VCC=1.65V, IOL=0.1mA, Wide VCC** Product		-	0.2	
Output High Voltage Level	VOH	VCC=4.5V, IOH=-4mA, 5.0V Product		2.4	-	V
		VCC=3.0V, IOH=-4mA, 3.3V & Wide VCC** Product		2.4	-	
		VCC=1.65V, IOH=-0.1mA, Wide VCC** Product		1.4	-	

* The above parameters are also guaranteed for industrial temperature range.

Capacitance*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF

* Capacitance is sampled and not 100% tested.




8Mbit Asynchronous Fast Static RAM

Test Conditions*

Parameter	Value
Input Pulse Level	0 to 3.0V (Vcc=3.3V or 5.0V)
	0 to 1.8V (Vcc=1.8V)
Input Rise and Fall Time	1V/1ns
Input and Output Timing Reference Levels	1.5V (Vcc=3.3V or 5.0V)
	1/2Vcc (Vcc= 1.8V)
Output Load	See Fig. 1


* The above parameters are also guaranteed at industrial temperature range.



* Including Scope and Jig Capacitance

Fig. 1

Overshoot Timing



Undershoot Timing




Fig. 2

Functional Description (x8 Mode)

$\overline{\text{CS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	DOUT	Icc
L	L	X	Write	DIN	Icc

* X means Don't Care.



Functional Description (x16 Mode)

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Mode	I/O Pin		Supply Current
						I/O ₀ ~I/O ₇	I/O ₈ ~I/O ₁₅	
H	X	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	H	H	X	X	Output Disable	High-Z	High-Z	I _{CC}
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	I _{CC}
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	I _{CC}
			H	L		High-Z	DIN	
			L	L		DIN	DIN	


* X means Don't Care.

Data Retention Characteristics* (T_A=0 to 70°C)

Parameter	Product	Operating V _{CC} (V)	Symbol	Test Condition	Min.	Typ.	Max.	Unit
V _{CC} for Data Retention	5.0V Product	5.0	V _{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	5.5	V
	3.3V Product	3.3			2.0	-	3.6	
	1.8V Product	1.8			1.5	-	3.6	
Data Retention Current	5.0V Product	5.0	I _{DR}	V _{CC} =2.0V $\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	-	-	15	mA
	3.3V Product	3.3			-	-	15	
	1.8V Product	1.8		V _{CC} =1.5V $\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	-	-	15	
Data Retention Set-Up Time			t _{SDR}	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time			t _{RDR}		5	-	-	ms

* The above parameters are also guaranteed at industrial temperature range.

Data Retention Wave Form





Read Cycle

Parameter	Symbol	8ns		10ns		12ns		15ns		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	8	-	10	-	12	-	15	-	ns
Address Access Time	t _{AA}	-	8	-	10	-	12	-	15	ns
Chip Select to Output	t _{CO}	-	8	-	10	-	12	-	15	ns
Output Enable to Valid Output	t _{OE}	-	4	-	5	-	6	-	7	ns
\overline{UB} , \overline{LB} Access Time **	t _{BA}	-	4	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	0	-	ns
\overline{UB} , \overline{LB} Enable to Low-Z Output **	t _{BLZ}	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	4	0	5	0	6	0	7	ns
Output Disable to High-Z Output	t _{OHZ}	0	4	0	5	0	6	0	7	ns
\overline{UB} , \overline{LB} Disable to High-Z Output **	t _{BHZ}	0	4	0	5	0	6	0	7	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	t _{PD}	-	8	-	10	-	12	-	15	ns


Write Cycle

Parameter	Symbol	8ns		10ns		12ns		15ns		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	8	-	10	-	12	-	15	-	ns
Chip Select to End of Write	t _{CW}	6	-	7	-	9	-	12	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	6	-	7	-	9	-	12	-	ns
Write Pulse Width(\overline{OE} High)	t _{WP}	6	-	7	-	9	-	12	-	ns
Write Pulse Width(\overline{OE} Low)	t _{WP1}	8	-	10	-	12	-	15	-	ns
\overline{UB} , \overline{LB} Valid to End of Write **	t _{BW}	6	-	7	-	9	-	12	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	4	0	5	0	6	0	7	ns
Data to Write Time Overlap	t _{DW}	4	-	5	-	7	-	8	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
End of Write to Output Low-Z	t _{OW}	3	-	3	-	3	-	3	-	ns




Timing Diagrams

Timing Waveform Of Read Cycle(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, $\overline{UB}, \overline{LB}=V_{IL}$ **)



** Those parameters are applied for x16 mode only.

Timing Waveform Of Read Cycle(2) ($\overline{WE}=V_{IH}$)




NOTES(Read Cycle)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device.
5. Transition is measured $\pm 200\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

** Those parameters are applied for x16 mode only.




Timing Waveform Of Write Cycle(1) (\overline{OE} Clock)



** Those parameters are applied for x16 mode only.


Timing Waveform Of Write Cycle(2) (\overline{OE} =Low fixed)



** Those parameters are applied for x16 mode only.




Timing Waveform Of Write Cycle(3) (\overline{CS} =Controlled)



** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(4) (\overline{UB} , \overline{LB} Controlled)



NOTES(Write Cycle)


1. All write cycle timing is referenced from the last valid address to the first transition address.
 2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low ; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
 3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
 4. t_{AS} is measured from the address valid to the beginning of write.
 5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.
 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
 8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
 9. Dout is the read data of the new address.
 10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.
- ** Those parameters are applied for x16 mode only.



Package Dimensions

48-FBGA

6mm x 8mm Body, 0.75mm Bump Pitch, 6 x 8 Ball Grid Array




Symbol	Value	Units	Note	Symbol	Value	Units	Note
A	6 ± 0.1	mm		E	0.75	mm	
B	8 ± 0.1	mm		F	5.25	mm	
C	1.1 ± 0.1	mm		G	3.75	mm	
D	0.25 ± 0.05	mm		H	0.35 ± 0.05	mm	



Package Dimensions

44-TSOP2-400BF





Code Informations

V	T	I	X	X	X	X	X	X	X	X	-	X	X	X	X	X	X
1	2	3	4	5	6	7	8	9	10	11		12	13	14	15	16	17

Digit-No.	Remark		Code
1,2,3	Vilson Technology Inc. Product		VTI
4	Asynchronous SRAM		5
5,6	Density	1Mb	01
		2Mb	02
		4Mb	04
		8Mb	08
		16Mb	16
		32Mb	32
7	Vcc	1.8V	L
		3.3V	N
		5.0V	H
		1.65V~3.6V	W
8	Product type	Low Power(1 C/S)	L
		Low Power(2C/S)	B
		Fast	F
9 10	Organization	8bit	08
		16bit	16
11	Package	36 BGA	N
		48 BGA	L
		48 TSOP1	T
		44 TSOPII	V
		32 TSOP1	S
		32 sTSOP1	W
		32 TSOPII	Y
		32 SOP	P
12	Die Version	Monther Die	M
		2nd Generation	A
		3rd Generation	B
13,14	Speed	8ns	08
		10ns	10
		12ns	12
		45ns	45
		55ns	55
15	Temperature range	-40℃ to 85℃	I
		-40℃ to 105℃	A
16	Packing type	Tray	Blank
		Tape and Reel	T
17, 18	Special function	TBD	TBD



Document History

Rev.	Date	Description of Change
0	Oct. 2015	Initial Advanced Information Release
1	Jan. 2016	Final