


## Advanced Feature Proposal and Design

Proposal: we have talked about these proposal during the weekly meeting with TA. Details are all approved, but we still need them to be designed and handed in.

### 1. Eviction Write Buffer



```

idle: begin
    /* write */
    if (buf_write) begin
        data_write_sig = 1;
        buf_resp = 1;
    end

    /* read */
    else if (buf_read && hit_sig) begin
        /* read data from buffer */
        data_read_sel = 0;
        buf_resp = 1;
    end
end

/* Reads data from Physical Memory */
read_from_pmem: begin
    pmem_read = 1;
    if (pmem_resp)
        buf_resp = 1;
end

/* ewb in Stall state, indicating */
stall: begin
    pmem_write = 1;
    writing_to_pmem_sig = 1;
end


/* Reads Buffer */
ewb_empty: begin
    if (buf_read && hit_sig)
        data_read_sel = 0;
end
    
```

**EWB datapath:** we use One Mux2 and Three registers; registers will be different in their sizes. We name this mux as a data\_read\_mux that would choose between to read from the buffer or from the physical memory depending on the select signal, which is a data\_read\_sel. We need two more combinational logic here. Considering that at WB stage, upon a WB request, we want to change the corresponding address to store such data at this buffer, not in actual physical memory. Assign pmem\_address = ewb\_address. Thus, one combination logic sets the physical memory address depending on writing\_to\_pmem signal and another logic would be made for hit signal decision just like how we implemented in cache design such that here we bring write buffer's data into the pmem\_data. Basically it is another level of register to hold a data before accessing physical memory.

**EWB Control:** Composed of total four states as drawn above. Next stage logic is also drawn above. Control logic takes Six input signals such as clk, rst, buf\_read, buf\_write, hit\_sig, pmem\_resp and would output Six control signals, which are data\_read\_sel, data\_write\_sig, writing\_to\_pmem\_sig, buf\_resp, pmem\_read and pmem\_write. State actions are as above picture(Right Side).

### Prefetching:

We implemented basic one-block-look-ahead prefetching in our instruction cache. The state transition and signals are shown below. The way\_index is used as an indicator of which cache way that the data should be prefetched into.



Note that in our design, the lcache will be able to respond to read/write hit during the preload stage except for the last cycle, where data is fetched from pmem and conflict can potentially happen.