

1. Signal with a \* comes from the control ROM

2. Signal with a (stage) specifies where it's retrieved from. For example, br\_en(EX) in IF means this br\_en is avaliable from EX/MEM stage 2 cycles

Unlike other state modules, MEM stage contains no sub-modules, therefore it is challenging to describe it visually. This module considers inputs and based on its considerations, set outputs.

If (mem\_read == 1) && (mem\_write == 0) pmem\_write = 0, pmem\_read = 1,(of course), wdata = 32'h\_\_\_\_, pmem\_rdata = rdata\_out.

Else If (mem\_write == 1) && (mem\_read == 0) pmem\_write = 1, pmem\_read = 1, wdata = pmem\_wdata, rdata\_out = 32'h\_\_\_.

Default: pmem\_write = 0, pmem\_read = 0, wdata = 32'h\_\_\_, rdata\_out = 32'h\_\_\_.

Always pmem\_address = mem\_addr.

Basically dealing with all memory signals and generating physical memory signals for actual physical memory. It is the fourth stage of pipelining datapath so that it communicates with the actual memory. For the checkpoint purpose, we consdier to set mem\_resp is ALWAYS set to be high so that we do not have to handle cache misses or memory stalls at all. (Not sure this is right though)