

RW_DONE

 $\begin{aligned} & DATA_READ: mem_read = 1, mem_addr= data_addr\\ & done_mux_sel = DR \end{aligned}$ DATA_WRITE: mem_read = 1, mem_add done_mux_sel = DW

Module Description:
We are planting to implement 2-way, 8-words set-associative caches
the area shall? The SM and module description are the ones for data
cache, while instruction cache will not need any components or design
metastracy (Eviction is never needed if WRITE is never performed).
Also note that in the following paragraph, ald data and metastrary are
assumed to be read/written from the proper sets (decided by addit7-51)
and proper way (decided by the output of IRIT register). For simplicity, we will not retireate on the value of set index and way
index.

State Transition Description:
hit = (addr[3]:8] == tag) && valid
men_read and mem_write are inputs.
dirty is simply the ouput of the dirty metaarray.

um; po sumpy une cuput or the dirty metaartay;

Simplified Ports List:


"Ports to CPU input ment_weal, ment_writer, ment_welata, ment_addr
output ment_ment, ment_relata, ment_addr
output ment_ment, ment_relata
output ment_ment, poment_data
output momen_meal, princen_welata, princen_addr

State Action:
HIT: if (mem_read)
mem_retad = data_mr_out,
update in, mem_resp = 1
else if (mem_write)
data_mr_in = mem_wrdata
update LRU, raise response to cpu, set dirty array

RW_EVICT: pmem_write = 1, pmem_wdata = data_array[LRU_out]

RW_FETCH: pmem_read = 1, data_arr_in = pmem_rdata, updatetag and valid array

READ_SEND: mem_resp = 1, update LRU
if (mem_read)
mem_rdata = data_arr_out, clear dirty
else if(mem_write)
data_arr_in = mem_wdata, set dirty



L1 Cache

RW_FETCH

